forked from OSchip/llvm-project
				
			Remove redundand checks: the only way to have, e.g. f32 RegVT is exactly
hardfloat case. llvm-svn: 78237
This commit is contained in:
		
							parent
							
								
									87cc2c2dce
								
							
						
					
					
						commit
						ef98dbe3de
					
				| 
						 | 
					@ -1461,21 +1461,17 @@ ARMTargetLowering::LowerFormalArguments(SDValue Chain,
 | 
				
			||||||
      } else {
 | 
					      } else {
 | 
				
			||||||
        TargetRegisterClass *RC;
 | 
					        TargetRegisterClass *RC;
 | 
				
			||||||
 | 
					
 | 
				
			||||||
        if (FloatABIType == FloatABI::Hard && RegVT == MVT::f32)
 | 
					        if (RegVT == MVT::f32)
 | 
				
			||||||
          RC = ARM::SPRRegisterClass;
 | 
					          RC = ARM::SPRRegisterClass;
 | 
				
			||||||
        else if (FloatABIType == FloatABI::Hard && RegVT == MVT::f64)
 | 
					        else if (RegVT == MVT::f64)
 | 
				
			||||||
          RC = ARM::DPRRegisterClass;
 | 
					          RC = ARM::DPRRegisterClass;
 | 
				
			||||||
        else if (FloatABIType == FloatABI::Hard && RegVT == MVT::v2f64)
 | 
					        else if (RegVT == MVT::v2f64)
 | 
				
			||||||
          RC = ARM::QPRRegisterClass;
 | 
					          RC = ARM::QPRRegisterClass;
 | 
				
			||||||
        else if (AFI->isThumb1OnlyFunction())
 | 
					        else if (RegVT == MVT::i32)
 | 
				
			||||||
          RC = ARM::tGPRRegisterClass;
 | 
					          RC = (AFI->isThumb1OnlyFunction() ?
 | 
				
			||||||
 | 
					                ARM::tGPRRegisterClass : ARM::GPRRegisterClass);
 | 
				
			||||||
        else
 | 
					        else
 | 
				
			||||||
          RC = ARM::GPRRegisterClass;
 | 
					          llvm_unreachable("RegVT not supported by FORMAL_ARGUMENTS Lowering");
 | 
				
			||||||
 | 
					 | 
				
			||||||
        assert((RegVT == MVT::i32 || RegVT == MVT::f32 ||
 | 
					 | 
				
			||||||
                (FloatABIType == FloatABI::Hard &&
 | 
					 | 
				
			||||||
                 ((RegVT == MVT::f64) || (RegVT == MVT::v2f64)))) &&
 | 
					 | 
				
			||||||
               "RegVT not supported by FORMAL_ARGUMENTS Lowering");
 | 
					 | 
				
			||||||
 | 
					
 | 
				
			||||||
        // Transform the arguments in physical registers into virtual ones.
 | 
					        // Transform the arguments in physical registers into virtual ones.
 | 
				
			||||||
        unsigned Reg = MF.addLiveIn(VA.getLocReg(), RC);
 | 
					        unsigned Reg = MF.addLiveIn(VA.getLocReg(), RC);
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
		Reference in New Issue