forked from OSchip/llvm-project
120 lines
1.6 KiB
Plaintext
120 lines
1.6 KiB
Plaintext
InstructionEmulationState={
|
|
assembly_string="ldmia r0!, {r1, r3}"
|
|
triple=thumb-apple-ios
|
|
opcode=0xc80a
|
|
before_state={
|
|
memory={
|
|
address=0x2fdffe40
|
|
data_encoding=uint32_t
|
|
data=[
|
|
0x0
|
|
0x2f84
|
|
]
|
|
}
|
|
registers={
|
|
r0=0x2fdffe40
|
|
r1=0x2fdffe50
|
|
r2=0x2fdffe60
|
|
r3=0x2fdffe70
|
|
r4=0x2fdffe80
|
|
r5=0x2fdffe90
|
|
r6=0x2fdffea0
|
|
r7=0x2fdffe40
|
|
r8=0x2fdffec0
|
|
r9=0x2fdffed0
|
|
r10=0x2fdffee0
|
|
r11=0x2fdffef0
|
|
r12=0x2fdfff00
|
|
r13=0x2fdffe40
|
|
r14=0x00002f84
|
|
r15=0x00002ffc
|
|
cpsr=0x60000030
|
|
s0=0x00000000
|
|
s1=0x00000000
|
|
s2=0x00000000
|
|
s3=0x00000000
|
|
s4=0x00000000
|
|
s5=0x00000000
|
|
s6=0x00000000
|
|
s7=0x00000000
|
|
s8=0x00000000
|
|
s9=0x00000000
|
|
s10=0x00000000
|
|
s11=0x00000000
|
|
s12=0x00000000
|
|
s13=0x00000000
|
|
s14=0x00000000
|
|
s15=0x00000000
|
|
s16=0x00000000
|
|
s17=0x00000000
|
|
s18=0x00000000
|
|
s19=0x00000000
|
|
s20=0x00000000
|
|
s21=0x00000000
|
|
s22=0x00000000
|
|
s23=0x00000000
|
|
s24=0x00000000
|
|
s25=0x00000000
|
|
s26=0x00000000
|
|
s27=0x00000000
|
|
s28=0x00000000
|
|
s29=0x00000000
|
|
s30=0x00000000
|
|
s31=0x00000000
|
|
}
|
|
}
|
|
after_state={
|
|
registers={
|
|
r0=0x2fdffe48
|
|
r1=0x00000000
|
|
r2=0x2fdffe60
|
|
r3=0x00002f84
|
|
r4=0x2fdffe80
|
|
r5=0x2fdffe90
|
|
r6=0x2fdffea0
|
|
r7=0x2fdffe40
|
|
r8=0x2fdffec0
|
|
r9=0x2fdffed0
|
|
r10=0x2fdffee0
|
|
r11=0x2fdffef0
|
|
r12=0x2fdfff00
|
|
r13=0x2fdffe40
|
|
r14=0x00002f84
|
|
r15=0x00002ffe
|
|
cpsr=0x60000030
|
|
s0=0x00000000
|
|
s1=0x00000000
|
|
s2=0x00000000
|
|
s3=0x00000000
|
|
s4=0x00000000
|
|
s5=0x00000000
|
|
s6=0x00000000
|
|
s7=0x00000000
|
|
s8=0x00000000
|
|
s9=0x00000000
|
|
s10=0x00000000
|
|
s11=0x00000000
|
|
s12=0x00000000
|
|
s13=0x00000000
|
|
s14=0x00000000
|
|
s15=0x00000000
|
|
s16=0x00000000
|
|
s17=0x00000000
|
|
s18=0x00000000
|
|
s19=0x00000000
|
|
s20=0x00000000
|
|
s21=0x00000000
|
|
s22=0x00000000
|
|
s23=0x00000000
|
|
s24=0x00000000
|
|
s25=0x00000000
|
|
s26=0x00000000
|
|
s27=0x00000000
|
|
s28=0x00000000
|
|
s29=0x00000000
|
|
s30=0x00000000
|
|
s31=0x00000000
|
|
}
|
|
}
|
|
}
|