OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

[RISCV][NFC] Merge the isolated decleration into foreach. 

Reviewed By: benshi001

Differential Revision: https://reviews.llvm.org/D129063
This commit is contained in:
jacquesguan 2022-07-04 17:15:32 +08:00
parent b2b4c8721d
commit 063500afc0
1 changed files with 2 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
llvm/lib/Target/RISCV/RISCVInstrInfoV.td
View File

@ -1476,14 +1476,9 @@ defm VCOMPRESS_V : VCPR_MV_Mask<"vcompress", 0b010111>;
let hasSideEffects = 0, mayLoad = 0, mayStore = 0, let hasSideEffects = 0, mayLoad = 0, mayStore = 0,
RVVConstraint = NoConstraint in { RVVConstraint = NoConstraint in {
def VMV1R_V : RVInstV<0b100111, 0, OPIVI, (outs VR:$vd), (ins VR:$vs2),
"vmv1r.v", "$vd, $vs2">, VMVRSched<1> {
let Uses = [];
let vm = 1;
}
// A future extension may relax the vector register alignment restrictions. // A future extension may relax the vector register alignment restrictions.
foreach n = [2, 4, 8] in { foreach n = [1, 2, 4, 8] in {
defvar vrc = !cast<VReg>("VRM"#n); defvar vrc = !cast<VReg>(!if(!eq(n, 1), "VR", "VRM"#n));
def VMV#n#R_V : RVInstV<0b100111, !add(n, -1), OPIVI, (outs vrc:$vd), def VMV#n#R_V : RVInstV<0b100111, !add(n, -1), OPIVI, (outs vrc:$vd),
(ins vrc:$vs2), "vmv" # n # "r.v", "$vd, $vs2">, (ins vrc:$vs2), "vmv" # n # "r.v", "$vd, $vs2">,
VMVRSched<n> { VMVRSched<n> {