OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

[X86][SSE] Avoid assert for broadcast(horiz-op()) cases for non-f64 cases. 

Based on fuzz test from @craig.topper

llvm-svn: 363251
This commit is contained in:
Simon Pilgrim 2019-06-13 11:26:21 +00:00
parent ad17e289f0
commit 0baf136a4d
2 changed files with 34 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
llvm/lib/Target/X86/X86ISelLowering.cpp
View File

@ -33266,12 +33266,15 @@ static SDValue foldShuffleOfHorizOp(SDNode *N) {
// the result is the same as the high half. If a target shuffle is also // the result is the same as the high half. If a target shuffle is also
// replicating low and high halves, we don't need the shuffle. // replicating low and high halves, we don't need the shuffle.
if (Opcode == X86ISD::MOVDDUP || Opcode == X86ISD::VBROADCAST) { if (Opcode == X86ISD::MOVDDUP || Opcode == X86ISD::VBROADCAST) {
// movddup (hadd X, X) --> hadd X, X if (HOp.getScalarValueSizeInBits() == 64) {
// broadcast (extract_vec_elt (hadd X, X), 0) --> hadd X, X // movddup (hadd X, X) --> hadd X, X
assert((HOp.getValueType() == MVT::v2f64 || // broadcast (extract_vec_elt (hadd X, X), 0) --> hadd X, X
HOp.getValueType() == MVT::v4f64) && HOp.getValueType() == VT && assert((HOp.getValueType() == MVT::v2f64 ||
"Unexpected type for h-op"); HOp.getValueType() == MVT::v4f64) && HOp.getValueType() == VT &&
return HOp; "Unexpected type for h-op");
return HOp;
}
return SDValue();
} }
// shuffle (hadd X, X), undef, [low half...high half] --> hadd X, X // shuffle (hadd X, X), undef, [low half...high half] --> hadd X, X

25
llvm/test/CodeGen/X86/haddsub-shuf.ll
View File

@ -700,3 +700,28 @@ define <16 x i16> @hsub_v16i16b(<16 x i16> %a) {
%shuf = shufflevector <16 x i16> %hop, <16 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11, i32 8, i32 9, i32 10, i32 11> %shuf = shufflevector <16 x i16> %hop, <16 x i16> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 8, i32 9, i32 10, i32 11, i32 8, i32 9, i32 10, i32 11>
ret <16 x i16> %shuf ret <16 x i16> %shuf
} }
define <4 x float> @broadcast_haddps_v4f32(<4 x float> %a0) {
; SSSE3-LABEL: broadcast_haddps_v4f32:
; SSSE3: # %bb.0:
; SSSE3-NEXT: haddps %xmm0, %xmm0
; SSSE3-NEXT: shufps {{.*#+}} xmm0 = xmm0[0,0,0,0]
; SSSE3-NEXT: retq
;
; AVX1-LABEL: broadcast_haddps_v4f32:
; AVX1: # %bb.0:
; AVX1-NEXT: vhaddps %xmm0, %xmm0, %xmm0
; AVX1-NEXT: vpermilps {{.*#+}} xmm0 = xmm0[0,0,0,0]
; AVX1-NEXT: retq
;
; AVX2-LABEL: broadcast_haddps_v4f32:
; AVX2: # %bb.0:
; AVX2-NEXT: vhaddps %xmm0, %xmm0, %xmm0
; AVX2-NEXT: vbroadcastss %xmm0, %xmm0
; AVX2-NEXT: retq
%1 = tail call <4 x float> @llvm.x86.sse3.hadd.ps(<4 x float> %a0, <4 x float> %a0)
%2 = shufflevector <4 x float> %1, <4 x float> undef, <4 x i32> zeroinitializer
ret <4 x float> %2
}
declare <4 x float> @llvm.x86.sse3.hadd.ps(<4 x float>, <4 x float>)