OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

Follow Up on [MachineVerifier][GlobalISel] NFC, Improving MO printing and refactoring visitMachineInstrBefore 

Fixing accidentally broken CodeGen/X86/verifier-generic-types-1.mir test

llvm-svn: 331695
This commit is contained in:
Roman Tereshin 2018-05-07 23:14:00 +00:00
parent d29fc89222
commit 10bc5ad622
1 changed files with 2 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
llvm/test/CodeGen/X86/verifier-generic-types-1.mir
View File

@ -5,19 +5,11 @@
# CHECK: Bad machine code: Generic instruction is missing a virtual register type
# CHECK-NEXT: - function: first_type_of_a_type_index_missing_and_no_mismatches
# CHECK-NEXT: - basic block: %bb.0
# CHECK-NEXT: - instruction: %2:gr64 = G_ADD %0:_(s64), %1:gr64
# CHECK-NEXT: - instruction: %2:gr64 = G_ADD %0:_(s64), %1:_
# CHECK-NEXT: - operand 0: %2:gr64
# CHECK-NOT: Type mismatch
# CHECK: Bad machine code: Generic instruction is missing a virtual register type
# CHECK-NEXT: - function: first_type_of_a_type_index_missing_and_no_mismatches
# CHECK-NEXT: - basic block: %bb.0
# CHECK-NEXT: - instruction: %2:gr64 = G_ADD %0:_(s64), %1:gr64
# CHECK-NEXT: - operand 2: %1:gr64
# CHECK-NOT: Type mismatch
---
name: first_type_of_a_type_index_missing_and_no_mismatches
tracksRegLiveness: true
@ -26,7 +18,7 @@ body: |
liveins: $rdi, $rsi
%0:_(s64) = COPY $rdi
%1:gr64 = COPY $rsi
%1:_(s64) = COPY $rsi
%2:gr64 = G_ADD %0, %1
$rax = COPY %2
...