OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

[mips][msa] Made the operand register sets optional for the ELM_INSVE formats 

Their default is to be the same as the result register set.

No functional change

llvm-svn: 190151
This commit is contained in:
Daniel Sanders 2013-09-06 12:50:52 +00:00
parent fa1b0fa77e
commit 41fb2c0d0e
1 changed files with 10 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
llvm/lib/Target/Mips/MipsMSAInstrInfo.td
View File

@ -927,14 +927,14 @@ class MSA_INSERT_DESC_BASE<string instr_asm, SDPatternOperator OpNode,
} }
class MSA_INSVE_DESC_BASE<string instr_asm, SDPatternOperator OpNode, class MSA_INSVE_DESC_BASE<string instr_asm, SDPatternOperator OpNode,
RegisterClass RCD, RegisterClass RCWS, RegisterClass RCWD, RegisterClass RCWS = RCWD,
InstrItinClass itin = NoItinerary> { InstrItinClass itin = NoItinerary> {
dag OutOperandList = (outs RCD:$wd); dag OutOperandList = (outs RCWD:$wd);
dag InOperandList = (ins RCD:$wd_in, uimm6:$n, RCWS:$ws); dag InOperandList = (ins RCWD:$wd_in, uimm6:$n, RCWS:$ws);
string AsmString = !strconcat(instr_asm, "\t$wd[$n], $ws[0]"); string AsmString = !strconcat(instr_asm, "\t$wd[$n], $ws[0]");
list<dag> Pattern = [(set RCD:$wd, (OpNode RCD:$wd_in, list<dag> Pattern = [(set RCWD:$wd, (OpNode RCWD:$wd_in,
immZExt6:$n, immZExt6:$n,
RCWS:$ws))]; RCWS:$ws))];
InstrItinClass Itinerary = itin; InstrItinClass Itinerary = itin;
string Constraints = "$wd = $wd_in"; string Constraints = "$wd = $wd_in";
} }
@ -1571,14 +1571,10 @@ class INSERT_H_DESC : MSA_INSERT_DESC_BASE<"insert.h", int_mips_insert_h,
class INSERT_W_DESC : MSA_INSERT_DESC_BASE<"insert.w", int_mips_insert_w, class INSERT_W_DESC : MSA_INSERT_DESC_BASE<"insert.w", int_mips_insert_w,
MSA128W, GPR32>; MSA128W, GPR32>;
class INSVE_B_DESC : MSA_INSVE_DESC_BASE<"insve.b", int_mips_insve_b, class INSVE_B_DESC : MSA_INSVE_DESC_BASE<"insve.b", int_mips_insve_b, MSA128B>;
MSA128B, MSA128B>; class INSVE_H_DESC : MSA_INSVE_DESC_BASE<"insve.h", int_mips_insve_h, MSA128H>;
class INSVE_H_DESC : MSA_INSVE_DESC_BASE<"insve.h", int_mips_insve_h, class INSVE_W_DESC : MSA_INSVE_DESC_BASE<"insve.w", int_mips_insve_w, MSA128W>;
MSA128H, MSA128H>; class INSVE_D_DESC : MSA_INSVE_DESC_BASE<"insve.d", int_mips_insve_d, MSA128D>;
class INSVE_W_DESC : MSA_INSVE_DESC_BASE<"insve.w", int_mips_insve_w,
MSA128W, MSA128W>;
class INSVE_D_DESC : MSA_INSVE_DESC_BASE<"insve.d", int_mips_insve_d,
MSA128D, MSA128D>;
class LD_DESC_BASE<string instr_asm, SDPatternOperator OpNode, class LD_DESC_BASE<string instr_asm, SDPatternOperator OpNode,
ValueType TyNode, RegisterClass RCWD, ValueType TyNode, RegisterClass RCWD,