OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

[InstCombine] Regenerate vector srem tests 

llvm-svn: 288509
This commit is contained in:
Simon Pilgrim 2016-12-02 17:12:56 +00:00
parent 5b8e7ecdb3
commit 43bc269ffa
1 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
llvm/test/Transforms/InstCombine/vector-srem.ll
View File

@ -1,7 +1,11 @@
; RUN: opt < %s -instcombine -S | grep "srem <4 x i32>" ; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -instcombine -S | FileCheck %s
define <4 x i32> @foo(<4 x i32> %t, <4 x i32> %u) define <4 x i32> @foo(<4 x i32> %t, <4 x i32> %u) {
{ ; CHECK-LABEL: @foo(
; CHECK-NEXT: [[K:%.*]] = srem <4 x i32> %t, %u
; CHECK-NEXT: ret <4 x i32> [[K]]
;
%k = sdiv <4 x i32> %t, %u %k = sdiv <4 x i32> %t, %u
%l = mul <4 x i32> %k, %u %l = mul <4 x i32> %k, %u
%m = sub <4 x i32> %t, %l %m = sub <4 x i32> %t, %l