OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

[InstCombine] regenerate test checks; NFC 

llvm-svn: 311337
This commit is contained in:
Sanjay Patel 2017-08-21 14:34:06 +00:00
parent 0dd42512ff
commit 48c67c9965
1 changed files with 54 additions and 41 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

95
llvm/test/Transforms/InstCombine/udivrem-change-width.ll
View File

@ -3,60 +3,73 @@
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128" target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128"
; PR4548 ; PR4548
define i8 @udiv_i8(i8 %a, i8 %b) nounwind { define i8 @udiv_i8(i8 %a, i8 %b) {
%conv = zext i8 %a to i32
%conv2 = zext i8 %b to i32
%div = udiv i32 %conv, %conv2
%conv3 = trunc i32 %div to i8
ret i8 %conv3
; CHECK-LABEL: @udiv_i8( ; CHECK-LABEL: @udiv_i8(
; CHECK: udiv i8 %a, %b ; CHECK-NEXT: [[DIV:%.*]] = udiv i8 %a, %b
} ; CHECK-NEXT: ret i8 [[DIV]]
;
define i8 @urem_i8(i8 %a, i8 %b) nounwind { %za = zext i8 %a to i32
%conv = zext i8 %a to i32 %zb = zext i8 %b to i32
%conv2 = zext i8 %b to i32 %udiv = udiv i32 %za, %zb
%div = urem i32 %conv, %conv2 %conv3 = trunc i32 %udiv to i8
%conv3 = trunc i32 %div to i8
ret i8 %conv3 ret i8 %conv3
}
define i8 @urem_i8(i8 %a, i8 %b) {
; CHECK-LABEL: @urem_i8( ; CHECK-LABEL: @urem_i8(
; CHECK: urem i8 %a, %b ; CHECK-NEXT: [[TMP1:%.*]] = urem i8 %a, %b
; CHECK-NEXT: ret i8 [[TMP1]]
;
%za = zext i8 %a to i32
%zb = zext i8 %b to i32
%udiv = urem i32 %za, %zb
%conv3 = trunc i32 %udiv to i8
ret i8 %conv3
} }
define i32 @udiv_i32(i8 %a, i8 %b) nounwind { define i32 @udiv_i32(i8 %a, i8 %b) {
%conv = zext i8 %a to i32
%conv2 = zext i8 %b to i32
%div = udiv i32 %conv, %conv2
ret i32 %div
; CHECK-LABEL: @udiv_i32( ; CHECK-LABEL: @udiv_i32(
; CHECK: udiv i8 %a, %b ; CHECK-NEXT: [[DIV:%.*]] = udiv i8 %a, %b
; CHECK: zext ; CHECK-NEXT: [[UDIV:%.*]] = zext i8 [[DIV]] to i32
; CHECK-NEXT: ret i32 [[UDIV]]
;
%za = zext i8 %a to i32
%zb = zext i8 %b to i32
%udiv = udiv i32 %za, %zb
ret i32 %udiv
} }
define i32 @urem_i32(i8 %a, i8 %b) nounwind { define i32 @urem_i32(i8 %a, i8 %b) {
%conv = zext i8 %a to i32
%conv2 = zext i8 %b to i32
%div = urem i32 %conv, %conv2
ret i32 %div
; CHECK-LABEL: @urem_i32( ; CHECK-LABEL: @urem_i32(
; CHECK: urem i8 %a, %b ; CHECK-NEXT: [[TMP1:%.*]] = urem i8 %a, %b
; CHECK: zext ; CHECK-NEXT: [[UDIV:%.*]] = zext i8 [[TMP1]] to i32
; CHECK-NEXT: ret i32 [[UDIV]]
;
%za = zext i8 %a to i32
%zb = zext i8 %b to i32
%udiv = urem i32 %za, %zb
ret i32 %udiv
} }
define i32 @udiv_i32_c(i8 %a) nounwind { define i32 @udiv_i32_c(i8 %a) {
%conv = zext i8 %a to i32
%div = udiv i32 %conv, 10
ret i32 %div
; CHECK-LABEL: @udiv_i32_c( ; CHECK-LABEL: @udiv_i32_c(
; CHECK: udiv i8 %a, 10 ; CHECK-NEXT: [[DIV:%.*]] = udiv i8 %a, 10
; CHECK: zext ; CHECK-NEXT: [[UDIV:%.*]] = zext i8 [[DIV]] to i32
; CHECK-NEXT: ret i32 [[UDIV]]
;
%za = zext i8 %a to i32
%udiv = udiv i32 %za, 10
ret i32 %udiv
} }
define i32 @urem_i32_c(i8 %a) nounwind { define i32 @urem_i32_c(i8 %a) {
%conv = zext i8 %a to i32
%div = urem i32 %conv, 10
ret i32 %div
; CHECK-LABEL: @urem_i32_c( ; CHECK-LABEL: @urem_i32_c(
; CHECK: urem i8 %a, 10 ; CHECK-NEXT: [[TMP1:%.*]] = urem i8 %a, 10
; CHECK: zext ; CHECK-NEXT: [[UDIV:%.*]] = zext i8 [[TMP1]] to i32
; CHECK-NEXT: ret i32 [[UDIV]]
;
%za = zext i8 %a to i32
%udiv = urem i32 %za, 10
ret i32 %udiv
} }