OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

ARMPseudoInst instructions should default to being considered a single 4-byte 

instruction. Any that may be expanded otherwise by MC lowering should
override this value. rdar://8683274

llvm-svn: 119713
This commit is contained in:
Jim Grosbach 2010-11-18 18:01:40 +00:00
parent 5a1a2d53de
commit 51fdc47a11
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
llvm/lib/Target/ARM/ARMInstrFormats.td
View File

@ -249,6 +249,9 @@ class PseudoInst<dag oops, dag iops, InstrItinClass itin, list<dag> pattern>
class ARMPseudoInst<dag oops, dag iops, InstrItinClass itin, class ARMPseudoInst<dag oops, dag iops, InstrItinClass itin,
list<dag> pattern> list<dag> pattern>
: PseudoInst<oops, iops, itin, pattern> { : PseudoInst<oops, iops, itin, pattern> {
// Default these to 4byte size, as they're almost always expanded to a
// single instruction. Any exceptions can override the SZ field value.
let SZ = Size4Bytes;
list<Predicate> Predicates = [IsARM]; list<Predicate> Predicates = [IsARM];
} }