OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

[x86] add test with optsize attribute for scalar->vector transform; NFC 

llvm-svn: 342755
This commit is contained in:
Sanjay Patel 2018-09-21 18:03:49 +00:00
parent c41985a50e
commit 83a1b66c43
1 changed files with 20 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
llvm/test/CodeGen/X86/load-scalar-as-vector.ll
View File

@ -24,6 +24,26 @@ define <4 x i32> @add_op1_constant(i32* %p) nounwind {
ret <4 x i32> %r ret <4 x i32> %r
} }
define <4 x i32> @add_op1_constant_optsize(i32* %p) nounwind optsize {
; SSE-LABEL: add_op1_constant_optsize:
; SSE: # %bb.0:
; SSE-NEXT: movl (%rdi), %eax
; SSE-NEXT: addl $42, %eax
; SSE-NEXT: movd %eax, %xmm0
; SSE-NEXT: retq
;
; AVX-LABEL: add_op1_constant_optsize:
; AVX: # %bb.0:
; AVX-NEXT: movl (%rdi), %eax
; AVX-NEXT: addl $42, %eax
; AVX-NEXT: vmovd %eax, %xmm0
; AVX-NEXT: retq
%x = load i32, i32* %p
%b = add i32 %x, 42
%r = insertelement <4 x i32> undef, i32 %b, i32 0
ret <4 x i32> %r
}
define <8 x i16> @add_op0_constant(i16* %p) nounwind { define <8 x i16> @add_op0_constant(i16* %p) nounwind {
; SSE-LABEL: add_op0_constant: ; SSE-LABEL: add_op0_constant:
; SSE: # %bb.0: ; SSE: # %bb.0: