OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

[mips] Mark general scheduling model as complete 

llvm-svn: 365034
This commit is contained in:
Simon Atanasyan 2019-07-03 12:28:05 +00:00
parent 4d364659f9
commit a10bf0939d
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/Mips/MipsScheduleGeneric.td
View File

@ -24,11 +24,11 @@ def MipsGenericModel : SchedMachineModel {
int HighLatency = 37;
list<Predicate> UnsupportedFeatures = [];
let CompleteModel = 0;
let CompleteModel = 1;
let PostRAScheduler = 1;
// FIXME: Remove when all errors have been fixed.
let FullInstRWOverlapCheck = 0;
let FullInstRWOverlapCheck = 1;
}
let SchedModel = MipsGenericModel in {