OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

[Hexagon] Removing extra gen line. 

llvm-svn: 252447
This commit is contained in:
Colin LeMahieu 2015-11-09 05:31:39 +00:00
parent 892f54f408
commit a1adb51e6b
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
llvm/lib/Target/Hexagon/Makefile
View File

@ -11,8 +11,7 @@ LIBRARYNAME = LLVMHexagonCodeGen
TARGET = Hexagon TARGET = Hexagon
# Make sure that tblgen is run, first thing. # Make sure that tblgen is run, first thing.
BUILT_SOURCES = HexagonGen.inc \ BUILT_SOURCES = HexagonGenRegisterInfo.inc \
HexagonGenRegisterInfo.inc \
HexagonGenInstrInfo.inc \ HexagonGenInstrInfo.inc \
HexagonGenAsmMatcher.inc \ HexagonGenAsmMatcher.inc \
HexagonGenAsmWriter.inc \ HexagonGenAsmWriter.inc \