OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

Add constant extender support for MInst type instructions. 

llvm-svn: 173813
This commit is contained in:
Jyotsna Verma 2013-01-29 18:18:50 +00:00
parent 27e41c9f70
commit a609b1c89d
2 changed files with 151 additions and 75 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

60
llvm/lib/Target/Hexagon/HexagonInstrInfo.td
View File

@ -1195,57 +1195,65 @@ let Defs = [R29, R30, R31], Uses = [R29], neverHasSideEffects = 1 in {
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// Multiply and use lower result. // Multiply and use lower result.
// Rd=+mpyi(Rs,#u8) // Rd=+mpyi(Rs,#u8)
def MPYI_riu : MInst<(outs IntRegs:$dst), (ins IntRegs:$src1, u8Imm:$src2), let isExtendable = 1, opExtendable = 2, isExtentSigned = 0, opExtentBits = 8 in
def MPYI_riu : MInst<(outs IntRegs:$dst), (ins IntRegs:$src1, u8Ext:$src2),
"$dst =+ mpyi($src1, #$src2)", "$dst =+ mpyi($src1, #$src2)",
[(set (i32 IntRegs:$dst), (mul (i32 IntRegs:$src1), [(set (i32 IntRegs:$dst), (mul (i32 IntRegs:$src1),
u8ImmPred:$src2))]>; u8ExtPred:$src2))]>;
// Rd=-mpyi(Rs,#u8) // Rd=-mpyi(Rs,#u8)
def MPYI_rin : MInst<(outs IntRegs:$dst), (ins IntRegs:$src1, n8Imm:$src2), def MPYI_rin : MInst<(outs IntRegs:$dst), (ins IntRegs:$src1, u8Imm:$src2),
"$dst =- mpyi($src1, #$src2)", "$dst =- mpyi($src1, #$src2)",
[(set (i32 IntRegs:$dst), (mul (i32 IntRegs:$src1), [(set (i32 IntRegs:$dst), (ineg (mul (i32 IntRegs:$src1),
n8ImmPred:$src2))]>; u8ImmPred:$src2)))]>;
// Rd=mpyi(Rs,#m9) // Rd=mpyi(Rs,#m9)
// s9 is NOT the same as m9 - but it works.. so far. // s9 is NOT the same as m9 - but it works.. so far.
// Assembler maps to either Rd=+mpyi(Rs,#u8 or Rd=-mpyi(Rs,#u8) // Assembler maps to either Rd=+mpyi(Rs,#u8 or Rd=-mpyi(Rs,#u8)
// depending on the value of m9. See Arch Spec. // depending on the value of m9. See Arch Spec.
def MPYI_ri : MInst<(outs IntRegs:$dst), (ins IntRegs:$src1, s9Imm:$src2), let isExtendable = 1, opExtendable = 2, isExtentSigned = 1, opExtentBits = 9,
CextOpcode = "MPYI", InputType = "imm" in
def MPYI_ri : MInst<(outs IntRegs:$dst), (ins IntRegs:$src1, s9Ext:$src2),
"$dst = mpyi($src1, #$src2)", "$dst = mpyi($src1, #$src2)",
[(set (i32 IntRegs:$dst), (mul (i32 IntRegs:$src1), [(set (i32 IntRegs:$dst), (mul (i32 IntRegs:$src1),
s9ImmPred:$src2))]>; s9ExtPred:$src2))]>, ImmRegRel;
// Rd=mpyi(Rs,Rt) // Rd=mpyi(Rs,Rt)
let CextOpcode = "MPYI", InputType = "reg" in
def MPYI : MInst<(outs IntRegs:$dst), (ins IntRegs:$src1, IntRegs:$src2), def MPYI : MInst<(outs IntRegs:$dst), (ins IntRegs:$src1, IntRegs:$src2),
"$dst = mpyi($src1, $src2)", "$dst = mpyi($src1, $src2)",
[(set (i32 IntRegs:$dst), (mul (i32 IntRegs:$src1), [(set (i32 IntRegs:$dst), (mul (i32 IntRegs:$src1),
(i32 IntRegs:$src2)))]>; (i32 IntRegs:$src2)))]>, ImmRegRel;
// Rx+=mpyi(Rs,#u8) // Rx+=mpyi(Rs,#u8)
let isExtendable = 1, opExtendable = 3, isExtentSigned = 0, opExtentBits = 8,
CextOpcode = "MPYI_acc", InputType = "imm" in
def MPYI_acc_ri : MInst_acc<(outs IntRegs:$dst), def MPYI_acc_ri : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs:$src2, u8Imm:$src3), (ins IntRegs:$src1, IntRegs:$src2, u8Ext:$src3),
"$dst += mpyi($src2, #$src3)", "$dst += mpyi($src2, #$src3)",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(add (mul (i32 IntRegs:$src2), u8ImmPred:$src3), (add (mul (i32 IntRegs:$src2), u8ExtPred:$src3),
(i32 IntRegs:$src1)))], (i32 IntRegs:$src1)))],
"$src1 = $dst">; "$src1 = $dst">, ImmRegRel;
// Rx+=mpyi(Rs,Rt) // Rx+=mpyi(Rs,Rt)
let CextOpcode = "MPYI_acc", InputType = "reg" in
def MPYI_acc_rr : MInst_acc<(outs IntRegs:$dst), def MPYI_acc_rr : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs:$src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs:$src2, IntRegs:$src3),
"$dst += mpyi($src2, $src3)", "$dst += mpyi($src2, $src3)",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(add (mul (i32 IntRegs:$src2), (i32 IntRegs:$src3)), (add (mul (i32 IntRegs:$src2), (i32 IntRegs:$src3)),
(i32 IntRegs:$src1)))], (i32 IntRegs:$src1)))],
"$src1 = $dst">; "$src1 = $dst">, ImmRegRel;
// Rx-=mpyi(Rs,#u8) // Rx-=mpyi(Rs,#u8)
let isExtendable = 1, opExtendable = 3, isExtentSigned = 0, opExtentBits = 8 in
def MPYI_sub_ri : MInst_acc<(outs IntRegs:$dst), def MPYI_sub_ri : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs:$src2, u8Imm:$src3), (ins IntRegs:$src1, IntRegs:$src2, u8Ext:$src3),
"$dst -= mpyi($src2, #$src3)", "$dst -= mpyi($src2, #$src3)",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(sub (i32 IntRegs:$src1), (mul (i32 IntRegs:$src2), (sub (i32 IntRegs:$src1), (mul (i32 IntRegs:$src2),
u8ImmPred:$src3)))], u8ExtPred:$src3)))],
"$src1 = $dst">; "$src1 = $dst">;
// Multiply and use upper result. // Multiply and use upper result.
@ -1314,7 +1322,7 @@ def MPYU64_acc : MInst_acc<(outs DoubleRegs:$dst), (ins DoubleRegs:$src1,
// Rxx-=mpyu(Rs,Rt) // Rxx-=mpyu(Rs,Rt)
def MPYU64_sub : MInst_acc<(outs DoubleRegs:$dst), def MPYU64_sub : MInst_acc<(outs DoubleRegs:$dst),
(ins DoubleRegs:$src1, IntRegs:$src2, IntRegs:$src3), (ins DoubleRegs:$src1, IntRegs:$src2, IntRegs:$src3),
"$dst += mpyu($src2, $src3)", "$dst -= mpyu($src2, $src3)",
[(set (i64 DoubleRegs:$dst), [(set (i64 DoubleRegs:$dst),
(sub (i64 DoubleRegs:$src1), (sub (i64 DoubleRegs:$src1),
(mul (i64 (anyext (i32 IntRegs:$src2))), (mul (i64 (anyext (i32 IntRegs:$src2))),
@ -1322,37 +1330,43 @@ def MPYU64_sub : MInst_acc<(outs DoubleRegs:$dst),
"$src1 = $dst">; "$src1 = $dst">;
let InputType = "reg", CextOpcode = "ADD_acc" in
def ADDrr_acc : MInst_acc<(outs IntRegs: $dst), (ins IntRegs:$src1, def ADDrr_acc : MInst_acc<(outs IntRegs: $dst), (ins IntRegs:$src1,
IntRegs:$src2, IntRegs:$src3), IntRegs:$src2, IntRegs:$src3),
"$dst += add($src2, $src3)", "$dst += add($src2, $src3)",
[(set (i32 IntRegs:$dst), (add (add (i32 IntRegs:$src2), [(set (i32 IntRegs:$dst), (add (add (i32 IntRegs:$src2),
(i32 IntRegs:$src3)), (i32 IntRegs:$src3)),
(i32 IntRegs:$src1)))], (i32 IntRegs:$src1)))],
"$src1 = $dst">; "$src1 = $dst">, ImmRegRel;
let isExtendable = 1, opExtendable = 3, isExtentSigned = 1, opExtentBits = 8,
InputType = "imm", CextOpcode = "ADD_acc" in
def ADDri_acc : MInst_acc<(outs IntRegs: $dst), (ins IntRegs:$src1, def ADDri_acc : MInst_acc<(outs IntRegs: $dst), (ins IntRegs:$src1,
IntRegs:$src2, s8Imm:$src3), IntRegs:$src2, s8Ext:$src3),
"$dst += add($src2, #$src3)", "$dst += add($src2, #$src3)",
[(set (i32 IntRegs:$dst), (add (add (i32 IntRegs:$src2), [(set (i32 IntRegs:$dst), (add (add (i32 IntRegs:$src2),
s8ImmPred:$src3), s8_16ExtPred:$src3),
(i32 IntRegs:$src1)))], (i32 IntRegs:$src1)))],
"$src1 = $dst">; "$src1 = $dst">, ImmRegRel;
let CextOpcode = "SUB_acc", InputType = "reg" in
def SUBrr_acc : MInst_acc<(outs IntRegs: $dst), (ins IntRegs:$src1, def SUBrr_acc : MInst_acc<(outs IntRegs: $dst), (ins IntRegs:$src1,
IntRegs:$src2, IntRegs:$src3), IntRegs:$src2, IntRegs:$src3),
"$dst -= add($src2, $src3)", "$dst -= add($src2, $src3)",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(sub (i32 IntRegs:$src1), (add (i32 IntRegs:$src2), (sub (i32 IntRegs:$src1), (add (i32 IntRegs:$src2),
(i32 IntRegs:$src3))))], (i32 IntRegs:$src3))))],
"$src1 = $dst">; "$src1 = $dst">, ImmRegRel;
let isExtendable = 1, opExtendable = 3, isExtentSigned = 1, opExtentBits = 8,
CextOpcode = "SUB_acc", InputType = "imm" in
def SUBri_acc : MInst_acc<(outs IntRegs: $dst), (ins IntRegs:$src1, def SUBri_acc : MInst_acc<(outs IntRegs: $dst), (ins IntRegs:$src1,
IntRegs:$src2, s8Imm:$src3), IntRegs:$src2, s8Ext:$src3),
"$dst -= add($src2, #$src3)", "$dst -= add($src2, #$src3)",
[(set (i32 IntRegs:$dst), (sub (i32 IntRegs:$src1), [(set (i32 IntRegs:$dst), (sub (i32 IntRegs:$src1),
(add (i32 IntRegs:$src2), (add (i32 IntRegs:$src2),
s8ImmPred:$src3)))], s8_16ExtPred:$src3)))],
"$src1 = $dst">; "$src1 = $dst">, ImmRegRel;
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// MTYPE/MPYH - // MTYPE/MPYH -

166
llvm/lib/Target/Hexagon/HexagonInstrInfoV4.td
View File

@ -3061,31 +3061,37 @@ let isBranch = 1, isTerminator=1, neverHasSideEffects = 1, Defs = [PC] in {
// Add and accumulate. // Add and accumulate.
// Rd=add(Rs,add(Ru,#s6)) // Rd=add(Rs,add(Ru,#s6))
let isExtendable = 1, opExtendable = 3, isExtentSigned = 1, opExtentBits = 6,
validSubTargets = HasV4SubT in
def ADDr_ADDri_V4 : MInst<(outs IntRegs:$dst), def ADDr_ADDri_V4 : MInst<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs:$src2, s6Imm:$src3), (ins IntRegs:$src1, IntRegs:$src2, s6Ext:$src3),
"$dst = add($src1, add($src2, #$src3))", "$dst = add($src1, add($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(add (i32 IntRegs:$src1), (add (i32 IntRegs:$src2), (add (i32 IntRegs:$src1), (add (i32 IntRegs:$src2),
s6ImmPred:$src3)))]>, s6_16ExtPred:$src3)))]>,
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rd=add(Rs,sub(#s6,Ru)) // Rd=add(Rs,sub(#s6,Ru))
let isExtendable = 1, opExtendable = 2, isExtentSigned = 1, opExtentBits = 6,
validSubTargets = HasV4SubT in
def ADDr_SUBri_V4 : MInst<(outs IntRegs:$dst), def ADDr_SUBri_V4 : MInst<(outs IntRegs:$dst),
(ins IntRegs:$src1, s6Imm:$src2, IntRegs:$src3), (ins IntRegs:$src1, s6Ext:$src2, IntRegs:$src3),
"$dst = add($src1, sub(#$src2, $src3))", "$dst = add($src1, sub(#$src2, $src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(add (i32 IntRegs:$src1), (sub s6ImmPred:$src2, (add (i32 IntRegs:$src1), (sub s6_10ExtPred:$src2,
(i32 IntRegs:$src3))))]>, (i32 IntRegs:$src3))))]>,
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Generates the same instruction as ADDr_SUBri_V4 but matches different // Generates the same instruction as ADDr_SUBri_V4 but matches different
// pattern. // pattern.
// Rd=add(Rs,sub(#s6,Ru)) // Rd=add(Rs,sub(#s6,Ru))
let isExtendable = 1, opExtendable = 2, isExtentSigned = 1, opExtentBits = 6,
validSubTargets = HasV4SubT in
def ADDri_SUBr_V4 : MInst<(outs IntRegs:$dst), def ADDri_SUBr_V4 : MInst<(outs IntRegs:$dst),
(ins IntRegs:$src1, s6Imm:$src2, IntRegs:$src3), (ins IntRegs:$src1, s6Ext:$src2, IntRegs:$src3),
"$dst = add($src1, sub(#$src2, $src3))", "$dst = add($src1, sub(#$src2, $src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(sub (add (i32 IntRegs:$src1), s6ImmPred:$src2), (sub (add (i32 IntRegs:$src1), s6_10ExtPred:$src2),
(i32 IntRegs:$src3)))]>, (i32 IntRegs:$src3)))]>,
Requires<[HasV4T]>; Requires<[HasV4T]>;
@ -3099,6 +3105,7 @@ def ADDri_SUBr_V4 : MInst<(outs IntRegs:$dst),
// Logical doublewords. // Logical doublewords.
// Rdd=and(Rtt,~Rss) // Rdd=and(Rtt,~Rss)
let validSubTargets = HasV4SubT in
def ANDd_NOTd_V4 : MInst<(outs DoubleRegs:$dst), def ANDd_NOTd_V4 : MInst<(outs DoubleRegs:$dst),
(ins DoubleRegs:$src1, DoubleRegs:$src2), (ins DoubleRegs:$src1, DoubleRegs:$src2),
"$dst = and($src1, ~$src2)", "$dst = and($src1, ~$src2)",
@ -3107,6 +3114,7 @@ def ANDd_NOTd_V4 : MInst<(outs DoubleRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rdd=or(Rtt,~Rss) // Rdd=or(Rtt,~Rss)
let validSubTargets = HasV4SubT in
def ORd_NOTd_V4 : MInst<(outs DoubleRegs:$dst), def ORd_NOTd_V4 : MInst<(outs DoubleRegs:$dst),
(ins DoubleRegs:$src1, DoubleRegs:$src2), (ins DoubleRegs:$src1, DoubleRegs:$src2),
"$dst = or($src1, ~$src2)", "$dst = or($src1, ~$src2)",
@ -3117,6 +3125,7 @@ def ORd_NOTd_V4 : MInst<(outs DoubleRegs:$dst),
// Logical-logical doublewords. // Logical-logical doublewords.
// Rxx^=xor(Rss,Rtt) // Rxx^=xor(Rss,Rtt)
let validSubTargets = HasV4SubT in
def XORd_XORdd: MInst_acc<(outs DoubleRegs:$dst), def XORd_XORdd: MInst_acc<(outs DoubleRegs:$dst),
(ins DoubleRegs:$src1, DoubleRegs:$src2, DoubleRegs:$src3), (ins DoubleRegs:$src1, DoubleRegs:$src2, DoubleRegs:$src3),
"$dst ^= xor($src2, $src3)", "$dst ^= xor($src2, $src3)",
@ -3129,17 +3138,20 @@ def XORd_XORdd: MInst_acc<(outs DoubleRegs:$dst),
// Logical-logical words. // Logical-logical words.
// Rx=or(Ru,and(Rx,#s10)) // Rx=or(Ru,and(Rx,#s10))
let isExtendable = 1, opExtendable = 3, isExtentSigned = 1, opExtentBits = 10,
validSubTargets = HasV4SubT in
def ORr_ANDri_V4 : MInst_acc<(outs IntRegs:$dst), def ORr_ANDri_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, s10Imm:$src3), (ins IntRegs:$src1, IntRegs: $src2, s10Ext:$src3),
"$dst = or($src1, and($src2, #$src3))", "$dst = or($src1, and($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(or (i32 IntRegs:$src1), (and (i32 IntRegs:$src2), (or (i32 IntRegs:$src1), (and (i32 IntRegs:$src2),
s10ImmPred:$src3)))], s10ExtPred:$src3)))],
"$src2 = $dst">, "$src2 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx[&|^]=and(Rs,Rt) // Rx[&|^]=and(Rs,Rt)
// Rx&=and(Rs,Rt) // Rx&=and(Rs,Rt)
let validSubTargets = HasV4SubT in
def ANDr_ANDrr_V4 : MInst_acc<(outs IntRegs:$dst), def ANDr_ANDrr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst &= and($src2, $src3)", "$dst &= and($src2, $src3)",
@ -3150,6 +3162,7 @@ def ANDr_ANDrr_V4 : MInst_acc<(outs IntRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx|=and(Rs,Rt) // Rx|=and(Rs,Rt)
let validSubTargets = HasV4SubT, CextOpcode = "ORr_ANDr", InputType = "reg" in
def ORr_ANDrr_V4 : MInst_acc<(outs IntRegs:$dst), def ORr_ANDrr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst |= and($src2, $src3)", "$dst |= and($src2, $src3)",
@ -3157,9 +3170,10 @@ def ORr_ANDrr_V4 : MInst_acc<(outs IntRegs:$dst),
(or (i32 IntRegs:$src1), (and (i32 IntRegs:$src2), (or (i32 IntRegs:$src1), (and (i32 IntRegs:$src2),
(i32 IntRegs:$src3))))], (i32 IntRegs:$src3))))],
"$src1 = $dst">, "$src1 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>, ImmRegRel;
// Rx^=and(Rs,Rt) // Rx^=and(Rs,Rt)
let validSubTargets = HasV4SubT in
def XORr_ANDrr_V4 : MInst_acc<(outs IntRegs:$dst), def XORr_ANDrr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst ^= and($src2, $src3)", "$dst ^= and($src2, $src3)",
@ -3171,6 +3185,7 @@ def XORr_ANDrr_V4 : MInst_acc<(outs IntRegs:$dst),
// Rx[&|^]=and(Rs,~Rt) // Rx[&|^]=and(Rs,~Rt)
// Rx&=and(Rs,~Rt) // Rx&=and(Rs,~Rt)
let validSubTargets = HasV4SubT in
def ANDr_ANDr_NOTr_V4 : MInst_acc<(outs IntRegs:$dst), def ANDr_ANDr_NOTr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst &= and($src2, ~$src3)", "$dst &= and($src2, ~$src3)",
@ -3181,6 +3196,7 @@ def ANDr_ANDr_NOTr_V4 : MInst_acc<(outs IntRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx|=and(Rs,~Rt) // Rx|=and(Rs,~Rt)
let validSubTargets = HasV4SubT in
def ORr_ANDr_NOTr_V4 : MInst_acc<(outs IntRegs:$dst), def ORr_ANDr_NOTr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst |= and($src2, ~$src3)", "$dst |= and($src2, ~$src3)",
@ -3191,6 +3207,7 @@ def ORr_ANDr_NOTr_V4 : MInst_acc<(outs IntRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx^=and(Rs,~Rt) // Rx^=and(Rs,~Rt)
let validSubTargets = HasV4SubT in
def XORr_ANDr_NOTr_V4 : MInst_acc<(outs IntRegs:$dst), def XORr_ANDr_NOTr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst ^= and($src2, ~$src3)", "$dst ^= and($src2, ~$src3)",
@ -3202,6 +3219,7 @@ def XORr_ANDr_NOTr_V4 : MInst_acc<(outs IntRegs:$dst),
// Rx[&|^]=or(Rs,Rt) // Rx[&|^]=or(Rs,Rt)
// Rx&=or(Rs,Rt) // Rx&=or(Rs,Rt)
let validSubTargets = HasV4SubT in
def ANDr_ORrr_V4 : MInst_acc<(outs IntRegs:$dst), def ANDr_ORrr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst &= or($src2, $src3)", "$dst &= or($src2, $src3)",
@ -3212,6 +3230,7 @@ def ANDr_ORrr_V4 : MInst_acc<(outs IntRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx|=or(Rs,Rt) // Rx|=or(Rs,Rt)
let validSubTargets = HasV4SubT, CextOpcode = "ORr_ORr", InputType = "reg" in
def ORr_ORrr_V4 : MInst_acc<(outs IntRegs:$dst), def ORr_ORrr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst |= or($src2, $src3)", "$dst |= or($src2, $src3)",
@ -3219,9 +3238,10 @@ def ORr_ORrr_V4 : MInst_acc<(outs IntRegs:$dst),
(or (i32 IntRegs:$src1), (or (i32 IntRegs:$src2), (or (i32 IntRegs:$src1), (or (i32 IntRegs:$src2),
(i32 IntRegs:$src3))))], (i32 IntRegs:$src3))))],
"$src1 = $dst">, "$src1 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>, ImmRegRel;
// Rx^=or(Rs,Rt) // Rx^=or(Rs,Rt)
let validSubTargets = HasV4SubT in
def XORr_ORrr_V4 : MInst_acc<(outs IntRegs:$dst), def XORr_ORrr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst ^= or($src2, $src3)", "$dst ^= or($src2, $src3)",
@ -3233,6 +3253,7 @@ def XORr_ORrr_V4 : MInst_acc<(outs IntRegs:$dst),
// Rx[&|^]=xor(Rs,Rt) // Rx[&|^]=xor(Rs,Rt)
// Rx&=xor(Rs,Rt) // Rx&=xor(Rs,Rt)
let validSubTargets = HasV4SubT in
def ANDr_XORrr_V4 : MInst_acc<(outs IntRegs:$dst), def ANDr_XORrr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst &= xor($src2, $src3)", "$dst &= xor($src2, $src3)",
@ -3243,6 +3264,7 @@ def ANDr_XORrr_V4 : MInst_acc<(outs IntRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx|=xor(Rs,Rt) // Rx|=xor(Rs,Rt)
let validSubTargets = HasV4SubT in
def ORr_XORrr_V4 : MInst_acc<(outs IntRegs:$dst), def ORr_XORrr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst |= xor($src2, $src3)", "$dst |= xor($src2, $src3)",
@ -3253,6 +3275,7 @@ def ORr_XORrr_V4 : MInst_acc<(outs IntRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx^=xor(Rs,Rt) // Rx^=xor(Rs,Rt)
let validSubTargets = HasV4SubT in
def XORr_XORrr_V4 : MInst_acc<(outs IntRegs:$dst), def XORr_XORrr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs: $src2, IntRegs:$src3),
"$dst ^= xor($src2, $src3)", "$dst ^= xor($src2, $src3)",
@ -3263,24 +3286,28 @@ def XORr_XORrr_V4 : MInst_acc<(outs IntRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx|=and(Rs,#s10) // Rx|=and(Rs,#s10)
let isExtendable = 1, opExtendable = 3, isExtentSigned = 1, opExtentBits = 10,
validSubTargets = HasV4SubT, CextOpcode = "ORr_ANDr", InputType = "imm" in
def ORr_ANDri2_V4 : MInst_acc<(outs IntRegs:$dst), def ORr_ANDri2_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, s10Imm:$src3), (ins IntRegs:$src1, IntRegs: $src2, s10Ext:$src3),
"$dst |= and($src2, #$src3)", "$dst |= and($src2, #$src3)",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(or (i32 IntRegs:$src1), (and (i32 IntRegs:$src2), (or (i32 IntRegs:$src1), (and (i32 IntRegs:$src2),
s10ImmPred:$src3)))], s10ExtPred:$src3)))],
"$src1 = $dst">, "$src1 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>, ImmRegRel;
// Rx|=or(Rs,#s10) // Rx|=or(Rs,#s10)
let isExtendable = 1, opExtendable = 3, isExtentSigned = 1, opExtentBits = 10,
validSubTargets = HasV4SubT, CextOpcode = "ORr_ORr", InputType = "imm" in
def ORr_ORri_V4 : MInst_acc<(outs IntRegs:$dst), def ORr_ORri_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs: $src2, s10Imm:$src3), (ins IntRegs:$src1, IntRegs: $src2, s10Ext:$src3),
"$dst |= or($src2, #$src3)", "$dst |= or($src2, #$src3)",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(or (i32 IntRegs:$src1), (and (i32 IntRegs:$src2), (or (i32 IntRegs:$src1), (and (i32 IntRegs:$src2),
s10ImmPred:$src3)))], s10ExtPred:$src3)))],
"$src1 = $dst">, "$src1 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>, ImmRegRel;
// Modulo wrap // Modulo wrap
@ -3327,25 +3354,41 @@ def ORr_ORri_V4 : MInst_acc<(outs IntRegs:$dst),
// Multiply and user lower result. // Multiply and user lower result.
// Rd=add(#u6,mpyi(Rs,#U6)) // Rd=add(#u6,mpyi(Rs,#U6))
let isExtendable = 1, opExtendable = 1, isExtentSigned = 0, opExtentBits = 6,
validSubTargets = HasV4SubT in
def ADDi_MPYri_V4 : MInst<(outs IntRegs:$dst), def ADDi_MPYri_V4 : MInst<(outs IntRegs:$dst),
(ins u6Imm:$src1, IntRegs:$src2, u6Imm:$src3), (ins u6Ext:$src1, IntRegs:$src2, u6Imm:$src3),
"$dst = add(#$src1, mpyi($src2, #$src3))", "$dst = add(#$src1, mpyi($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(add (mul (i32 IntRegs:$src2), u6ImmPred:$src3), (add (mul (i32 IntRegs:$src2), u6ImmPred:$src3),
u6ImmPred:$src1))]>, u6ExtPred:$src1))]>,
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rd=add(#u6,mpyi(Rs,Rt)) // Rd=add(##,mpyi(Rs,#U6))
def : Pat <(add (mul (i32 IntRegs:$src2), u6ImmPred:$src3),
(HexagonCONST32 tglobaladdr:$src1)),
(i32 (ADDi_MPYri_V4 tglobaladdr:$src1, IntRegs:$src2,
u6ImmPred:$src3))>;
// Rd=add(#u6,mpyi(Rs,Rt))
let isExtendable = 1, opExtendable = 1, isExtentSigned = 0, opExtentBits = 6,
validSubTargets = HasV4SubT, InputType = "imm", CextOpcode = "ADD_MPY" in
def ADDi_MPYrr_V4 : MInst<(outs IntRegs:$dst), def ADDi_MPYrr_V4 : MInst<(outs IntRegs:$dst),
(ins u6Imm:$src1, IntRegs:$src2, IntRegs:$src3), (ins u6Ext:$src1, IntRegs:$src2, IntRegs:$src3),
"$dst = add(#$src1, mpyi($src2, $src3))", "$dst = add(#$src1, mpyi($src2, $src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(add (mul (i32 IntRegs:$src2), (i32 IntRegs:$src3)), (add (mul (i32 IntRegs:$src2), (i32 IntRegs:$src3)),
u6ImmPred:$src1))]>, u6ExtPred:$src1))]>,
Requires<[HasV4T]>; Requires<[HasV4T]>, ImmRegRel;
// Rd=add(##,mpyi(Rs,Rt))
def : Pat <(add (mul (i32 IntRegs:$src2), (i32 IntRegs:$src3)),
(HexagonCONST32 tglobaladdr:$src1)),
(i32 (ADDi_MPYrr_V4 tglobaladdr:$src1, IntRegs:$src2,
IntRegs:$src3))>;
// Rd=add(Ru,mpyi(#u6:2,Rs)) // Rd=add(Ru,mpyi(#u6:2,Rs))
let validSubTargets = HasV4SubT in
def ADDr_MPYir_V4 : MInst<(outs IntRegs:$dst), def ADDr_MPYir_V4 : MInst<(outs IntRegs:$dst),
(ins IntRegs:$src1, u6Imm:$src2, IntRegs:$src3), (ins IntRegs:$src1, u6Imm:$src2, IntRegs:$src3),
"$dst = add($src1, mpyi(#$src2, $src3))", "$dst = add($src1, mpyi(#$src2, $src3))",
@ -3355,15 +3398,18 @@ def ADDr_MPYir_V4 : MInst<(outs IntRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rd=add(Ru,mpyi(Rs,#u6)) // Rd=add(Ru,mpyi(Rs,#u6))
let isExtendable = 1, opExtendable = 3, isExtentSigned = 0, opExtentBits = 6,
validSubTargets = HasV4SubT, InputType = "imm", CextOpcode = "ADD_MPY" in
def ADDr_MPYri_V4 : MInst<(outs IntRegs:$dst), def ADDr_MPYri_V4 : MInst<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs:$src2, u6Imm:$src3), (ins IntRegs:$src1, IntRegs:$src2, u6Ext:$src3),
"$dst = add($src1, mpyi($src2, #$src3))", "$dst = add($src1, mpyi($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(add (i32 IntRegs:$src1), (mul (i32 IntRegs:$src2), (add (i32 IntRegs:$src1), (mul (i32 IntRegs:$src2),
u6ImmPred:$src3)))]>, u6ExtPred:$src3)))]>,
Requires<[HasV4T]>; Requires<[HasV4T]>, ImmRegRel;
// Rx=add(Ru,mpyi(Rx,Rs)) // Rx=add(Ru,mpyi(Rx,Rs))
let validSubTargets = HasV4SubT, InputType = "reg", CextOpcode = "ADD_MPY" in
def ADDr_MPYrr_V4 : MInst_acc<(outs IntRegs:$dst), def ADDr_MPYrr_V4 : MInst_acc<(outs IntRegs:$dst),
(ins IntRegs:$src1, IntRegs:$src2, IntRegs:$src3), (ins IntRegs:$src1, IntRegs:$src2, IntRegs:$src3),
"$dst = add($src1, mpyi($src2, $src3))", "$dst = add($src1, mpyi($src2, $src3))",
@ -3371,7 +3417,7 @@ def ADDr_MPYrr_V4 : MInst_acc<(outs IntRegs:$dst),
(add (i32 IntRegs:$src1), (mul (i32 IntRegs:$src2), (add (i32 IntRegs:$src1), (mul (i32 IntRegs:$src2),
(i32 IntRegs:$src3))))], (i32 IntRegs:$src3))))],
"$src2 = $dst">, "$src2 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>, ImmRegRel;
// Polynomial multiply words // Polynomial multiply words
@ -3414,92 +3460,107 @@ def ADDr_MPYrr_V4 : MInst_acc<(outs IntRegs:$dst),
// Shift by immediate and accumulate. // Shift by immediate and accumulate.
// Rx=add(#u8,asl(Rx,#U5)) // Rx=add(#u8,asl(Rx,#U5))
let isExtendable = 1, opExtendable = 1, isExtentSigned = 0, opExtentBits = 8,
validSubTargets = HasV4SubT in
def ADDi_ASLri_V4 : MInst_acc<(outs IntRegs:$dst), def ADDi_ASLri_V4 : MInst_acc<(outs IntRegs:$dst),
(ins u8Imm:$src1, IntRegs:$src2, u5Imm:$src3), (ins u8Ext:$src1, IntRegs:$src2, u5Imm:$src3),
"$dst = add(#$src1, asl($src2, #$src3))", "$dst = add(#$src1, asl($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(add (shl (i32 IntRegs:$src2), u5ImmPred:$src3), (add (shl (i32 IntRegs:$src2), u5ImmPred:$src3),
u8ImmPred:$src1))], u8ExtPred:$src1))],
"$src2 = $dst">, "$src2 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx=add(#u8,lsr(Rx,#U5)) // Rx=add(#u8,lsr(Rx,#U5))
let isExtendable = 1, opExtendable = 1, isExtentSigned = 0, opExtentBits = 8,
validSubTargets = HasV4SubT in
def ADDi_LSRri_V4 : MInst_acc<(outs IntRegs:$dst), def ADDi_LSRri_V4 : MInst_acc<(outs IntRegs:$dst),
(ins u8Imm:$src1, IntRegs:$src2, u5Imm:$src3), (ins u8Ext:$src1, IntRegs:$src2, u5Imm:$src3),
"$dst = add(#$src1, lsr($src2, #$src3))", "$dst = add(#$src1, lsr($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(add (srl (i32 IntRegs:$src2), u5ImmPred:$src3), (add (srl (i32 IntRegs:$src2), u5ImmPred:$src3),
u8ImmPred:$src1))], u8ExtPred:$src1))],
"$src2 = $dst">, "$src2 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx=sub(#u8,asl(Rx,#U5)) // Rx=sub(#u8,asl(Rx,#U5))
let isExtendable = 1, opExtendable = 1, isExtentSigned = 0, opExtentBits = 8,
validSubTargets = HasV4SubT in
def SUBi_ASLri_V4 : MInst_acc<(outs IntRegs:$dst), def SUBi_ASLri_V4 : MInst_acc<(outs IntRegs:$dst),
(ins u8Imm:$src1, IntRegs:$src2, u5Imm:$src3), (ins u8Ext:$src1, IntRegs:$src2, u5Imm:$src3),
"$dst = sub(#$src1, asl($src2, #$src3))", "$dst = sub(#$src1, asl($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(sub (shl (i32 IntRegs:$src2), u5ImmPred:$src3), (sub (shl (i32 IntRegs:$src2), u5ImmPred:$src3),
u8ImmPred:$src1))], u8ExtPred:$src1))],
"$src2 = $dst">, "$src2 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Rx=sub(#u8,lsr(Rx,#U5)) // Rx=sub(#u8,lsr(Rx,#U5))
let isExtendable = 1, opExtendable = 1, isExtentSigned = 0, opExtentBits = 8,
validSubTargets = HasV4SubT in
def SUBi_LSRri_V4 : MInst_acc<(outs IntRegs:$dst), def SUBi_LSRri_V4 : MInst_acc<(outs IntRegs:$dst),
(ins u8Imm:$src1, IntRegs:$src2, u5Imm:$src3), (ins u8Ext:$src1, IntRegs:$src2, u5Imm:$src3),
"$dst = sub(#$src1, lsr($src2, #$src3))", "$dst = sub(#$src1, lsr($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(sub (srl (i32 IntRegs:$src2), u5ImmPred:$src3), (sub (srl (i32 IntRegs:$src2), u5ImmPred:$src3),
u8ImmPred:$src1))], u8ExtPred:$src1))],
"$src2 = $dst">, "$src2 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>;
//Shift by immediate and logical. //Shift by immediate and logical.
//Rx=and(#u8,asl(Rx,#U5)) //Rx=and(#u8,asl(Rx,#U5))
let isExtendable = 1, opExtendable = 1, isExtentSigned = 0, opExtentBits = 8,
validSubTargets = HasV4SubT in
def ANDi_ASLri_V4 : MInst_acc<(outs IntRegs:$dst), def ANDi_ASLri_V4 : MInst_acc<(outs IntRegs:$dst),
(ins u8Imm:$src1, IntRegs:$src2, u5Imm:$src3), (ins u8Ext:$src1, IntRegs:$src2, u5Imm:$src3),
"$dst = and(#$src1, asl($src2, #$src3))", "$dst = and(#$src1, asl($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(and (shl (i32 IntRegs:$src2), u5ImmPred:$src3), (and (shl (i32 IntRegs:$src2), u5ImmPred:$src3),
u8ImmPred:$src1))], u8ExtPred:$src1))],
"$src2 = $dst">, "$src2 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>;
//Rx=and(#u8,lsr(Rx,#U5)) //Rx=and(#u8,lsr(Rx,#U5))
let isExtendable = 1, opExtendable = 1, isExtentSigned = 0, opExtentBits = 8,
validSubTargets = HasV4SubT in
def ANDi_LSRri_V4 : MInst_acc<(outs IntRegs:$dst), def ANDi_LSRri_V4 : MInst_acc<(outs IntRegs:$dst),
(ins u8Imm:$src1, IntRegs:$src2, u5Imm:$src3), (ins u8Ext:$src1, IntRegs:$src2, u5Imm:$src3),
"$dst = and(#$src1, lsr($src2, #$src3))", "$dst = and(#$src1, lsr($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(and (srl (i32 IntRegs:$src2), u5ImmPred:$src3), (and (srl (i32 IntRegs:$src2), u5ImmPred:$src3),
u8ImmPred:$src1))], u8ExtPred:$src1))],
"$src2 = $dst">, "$src2 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>;
//Rx=or(#u8,asl(Rx,#U5)) //Rx=or(#u8,asl(Rx,#U5))
let AddedComplexity = 30 in let isExtendable = 1, opExtendable = 1, isExtentSigned = 0, opExtentBits = 8,
AddedComplexity = 30, validSubTargets = HasV4SubT in
def ORi_ASLri_V4 : MInst_acc<(outs IntRegs:$dst), def ORi_ASLri_V4 : MInst_acc<(outs IntRegs:$dst),
(ins u8Imm:$src1, IntRegs:$src2, u5Imm:$src3), (ins u8Ext:$src1, IntRegs:$src2, u5Imm:$src3),
"$dst = or(#$src1, asl($src2, #$src3))", "$dst = or(#$src1, asl($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(or (shl (i32 IntRegs:$src2), u5ImmPred:$src3), (or (shl (i32 IntRegs:$src2), u5ImmPred:$src3),
u8ImmPred:$src1))], u8ExtPred:$src1))],
"$src2 = $dst">, "$src2 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>;
//Rx=or(#u8,lsr(Rx,#U5)) //Rx=or(#u8,lsr(Rx,#U5))
let AddedComplexity = 30 in let isExtendable = 1, opExtendable = 1, isExtentSigned = 0, opExtentBits = 8,
AddedComplexity = 30, validSubTargets = HasV4SubT in
def ORi_LSRri_V4 : MInst_acc<(outs IntRegs:$dst), def ORi_LSRri_V4 : MInst_acc<(outs IntRegs:$dst),
(ins u8Imm:$src1, IntRegs:$src2, u5Imm:$src3), (ins u8Ext:$src1, IntRegs:$src2, u5Imm:$src3),
"$dst = or(#$src1, lsr($src2, #$src3))", "$dst = or(#$src1, lsr($src2, #$src3))",
[(set (i32 IntRegs:$dst), [(set (i32 IntRegs:$dst),
(or (srl (i32 IntRegs:$src2), u5ImmPred:$src3), (or (srl (i32 IntRegs:$src2), u5ImmPred:$src3),
u8ImmPred:$src1))], u8ExtPred:$src1))],
"$src2 = $dst">, "$src2 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>;
//Shift by register. //Shift by register.
//Rd=lsl(#s6,Rt) //Rd=lsl(#s6,Rt)
let validSubTargets = HasV4SubT in {
def LSLi_V4 : MInst<(outs IntRegs:$dst), (ins s6Imm:$src1, IntRegs:$src2), def LSLi_V4 : MInst<(outs IntRegs:$dst), (ins s6Imm:$src1, IntRegs:$src2),
"$dst = lsl(#$src1, $src2)", "$dst = lsl(#$src1, $src2)",
[(set (i32 IntRegs:$dst), (shl s6ImmPred:$src1, [(set (i32 IntRegs:$dst), (shl s6ImmPred:$src1,
@ -3547,7 +3608,7 @@ def LSRd_rr_xor_V4 : MInst_acc<(outs DoubleRegs:$dst),
(i32 IntRegs:$src3))))], (i32 IntRegs:$src3))))],
"$src1 = $dst">, "$src1 = $dst">,
Requires<[HasV4T]>; Requires<[HasV4T]>;
}
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// XTYPE/SHIFT - // XTYPE/SHIFT -
@ -3990,7 +4051,7 @@ def CMPbEQri_V4 : MInst<(outs PredRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Pd=cmpb.eq(Rs,Rt) // Pd=cmpb.eq(Rs,Rt)
let isCompare = 1 in let isCompare = 1, validSubTargets = HasV4SubT in
def CMPbEQrr_ubub_V4 : MInst<(outs PredRegs:$dst), def CMPbEQrr_ubub_V4 : MInst<(outs PredRegs:$dst),
(ins IntRegs:$src1, IntRegs:$src2), (ins IntRegs:$src1, IntRegs:$src2),
"$dst = cmpb.eq($src1, $src2)", "$dst = cmpb.eq($src1, $src2)",
@ -4000,7 +4061,7 @@ def CMPbEQrr_ubub_V4 : MInst<(outs PredRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Pd=cmpb.eq(Rs,Rt) // Pd=cmpb.eq(Rs,Rt)
let isCompare = 1 in let isCompare = 1, validSubTargets = HasV4SubT in
def CMPbEQrr_sbsb_V4 : MInst<(outs PredRegs:$dst), def CMPbEQrr_sbsb_V4 : MInst<(outs PredRegs:$dst),
(ins IntRegs:$src1, IntRegs:$src2), (ins IntRegs:$src1, IntRegs:$src2),
"$dst = cmpb.eq($src1, $src2)", "$dst = cmpb.eq($src1, $src2)",
@ -4010,7 +4071,7 @@ def CMPbEQrr_sbsb_V4 : MInst<(outs PredRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Pd=cmpb.gt(Rs,Rt) // Pd=cmpb.gt(Rs,Rt)
let isCompare = 1 in let isCompare = 1, validSubTargets = HasV4SubT in
def CMPbGTrr_V4 : MInst<(outs PredRegs:$dst), def CMPbGTrr_V4 : MInst<(outs PredRegs:$dst),
(ins IntRegs:$src1, IntRegs:$src2), (ins IntRegs:$src1, IntRegs:$src2),
"$dst = cmpb.gt($src1, $src2)", "$dst = cmpb.gt($src1, $src2)",
@ -4020,13 +4081,14 @@ def CMPbGTrr_V4 : MInst<(outs PredRegs:$dst),
Requires<[HasV4T]>; Requires<[HasV4T]>;
// Pd=cmpb.gtu(Rs,#u7) // Pd=cmpb.gtu(Rs,#u7)
let isCompare = 1 in let isExtendable = 1, opExtendable = 2, isExtentSigned = 0, opExtentBits = 7,
isCompare = 1, validSubTargets = HasV4SubT, CextOpcode = "CMPbGTU", InputType = "imm" in
def CMPbGTUri_V4 : MInst<(outs PredRegs:$dst), def CMPbGTUri_V4 : MInst<(outs PredRegs:$dst),
(ins IntRegs:$src1, u7Imm:$src2), (ins IntRegs:$src1, u7Ext:$src2),
"$dst = cmpb.gtu($src1, #$src2)", "$dst = cmpb.gtu($src1, #$src2)",
[(set (i1 PredRegs:$dst), (setugt (and (i32 IntRegs:$src1), 255), [(set (i1 PredRegs:$dst), (setugt (and (i32 IntRegs:$src1), 255),
u7ImmPred:$src2))]>, u7ExtPred:$src2))]>,
Requires<[HasV4T]>; Requires<[HasV4T]>, ImmRegRel;
// Pd=cmpb.gtu(Rs,Rt) // Pd=cmpb.gtu(Rs,Rt)
let isCompare = 1 in let isCompare = 1 in