OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

Revert "[RISCV] Temporarily move riscv-expand-pseudo pass to PreEmitPass2" 

This reverts commit 05a20a9e9a.
This commit is contained in:
Luís Marques 2020-07-01 16:01:40 +01:00
parent 1276855f2b
commit a61fa1a4b9
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
View File

@ -168,12 +168,11 @@ bool RISCVPassConfig::addGlobalInstructionSelect() {
return false; return false;
} }
void RISCVPassConfig::addPreSched2() { } void RISCVPassConfig::addPreSched2() { addPass(createRISCVExpandPseudoPass()); }
void RISCVPassConfig::addPreEmitPass() { addPass(&BranchRelaxationPassID); } void RISCVPassConfig::addPreEmitPass() { addPass(&BranchRelaxationPassID); }
void RISCVPassConfig::addPreEmitPass2() { void RISCVPassConfig::addPreEmitPass2() {
addPass(createRISCVExpandPseudoPass());
// Schedule the expansion of AMOs at the last possible moment, avoiding the // Schedule the expansion of AMOs at the last possible moment, avoiding the
// possibility for other passes to break the requirements for forward // possibility for other passes to break the requirements for forward
// progress in the LR/SC block. // progress in the LR/SC block.