OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

Add an extra example that shouldn't get an and instruction. 

llvm-svn: 54443
This commit is contained in:
Dan Gohman 2008-08-07 02:23:06 +00:00
parent b086d3820d
commit a8dbaeb1df
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
llvm/test/CodeGen/X86/zext-inreg-1.ll
View File

@ -6,7 +6,12 @@
; These should use movzbl instead of 'and 255'. ; These should use movzbl instead of 'and 255'.
; This related to not having ZERO_EXTEND_REG node. ; This related to not having ZERO_EXTEND_REG node.
define i64 @h(i64 %d) nounwind { define i64 @l(i64 %d) nounwind {
%e = add i64 %d, 1
%retval = and i64 %e, 1099511627775
ret i64 %retval
}
define i64 @m(i64 %d) nounwind {
%e = add i64 %d, 1 %e = add i64 %d, 1
%retval = and i64 %e, 281474976710655 %retval = and i64 %e, 281474976710655
ret i64 %retval ret i64 %retval