parent
afcb3de117
commit
ad020c0af1
|
|
@ -31109,8 +31109,8 @@ X86TargetLowering::EmitSjLjDispatchBlock(MachineInstr &MI,
|
|||
DefRegs[MOp.getReg()] = true;
|
||||
|
||||
MachineInstrBuilder MIB(*MF, &II);
|
||||
for (unsigned RI = 0; SavedRegs[RI]; ++RI) {
|
||||
unsigned Reg = SavedRegs[RI];
|
||||
for (unsigned RegIdx = 0; SavedRegs[RegIdx]; ++RegIdx) {
|
||||
unsigned Reg = SavedRegs[RegIdx];
|
||||
if (!DefRegs[Reg])
|
||||
MIB.addReg(Reg, RegState::ImplicitDefine | RegState::Dead);
|
||||
}
|
||||
|
|
|
|||
Loading…
Reference in New Issue