OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

Add some more triples after r264966 

llvm-svn: 264972
This commit is contained in:
Hans Wennborg 2016-03-30 23:55:22 +00:00
parent e62cfd7c17
commit be0df2b102
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/test/CodeGen/X86/2006-05-02-InstrSched1.ll
View File

@ -1,5 +1,5 @@
; REQUIRES: asserts ; REQUIRES: asserts
; RUN: llc < %s -march=x86 -relocation-model=static -stats 2>&1 | \ ; RUN: llc < %s -mtriple=i686-unknown-linux -relocation-model=static -stats 2>&1 | \
; RUN: grep asm-printer | grep 15 ; RUN: grep asm-printer | grep 15
; ;
; It's possible to schedule this in 14 instructions by avoiding ; It's possible to schedule this in 14 instructions by avoiding

2
llvm/test/CodeGen/X86/2008-09-11-CoalescerBug2.ll
View File

@ -1,5 +1,5 @@
; RUN: llc < %s -march=x86 ; RUN: llc < %s -march=x86
; RUN: llc -pre-RA-sched=source < %s -march=x86 -mcpu=corei7 | FileCheck %s --check-prefix=SOURCE-SCHED ; RUN: llc -pre-RA-sched=source < %s -mtriple=i686-unknown-linux -mcpu=corei7 | FileCheck %s --check-prefix=SOURCE-SCHED
; PR2748 ; PR2748
@g_73 = external global i32 ; <i32*> [#uses=1] @g_73 = external global i32 ; <i32*> [#uses=1]

2
llvm/test/CodeGen/X86/zext-fold.ll
View File

@ -1,4 +1,4 @@
; RUN: llc < %s -mcpu=generic -march=x86 -enable-misched=false | FileCheck %s ; RUN: llc < %s -mtriple=i686-unknown-linux -enable-misched=false | FileCheck %s
;; Simple case ;; Simple case
define i32 @test1(i8 %x) nounwind readnone { define i32 @test1(i8 %x) nounwind readnone {