parent
							
								
									94f3fae994
								
							
						
					
					
						commit
						cc4df76576
					
				| 
						 | 
				
			
			@ -23,17 +23,4 @@ class TargetMachine;
 | 
			
		|||
 | 
			
		||||
Pass *createInstructionSchedulingWithSSAPass(const TargetMachine &Target);
 | 
			
		||||
 | 
			
		||||
 | 
			
		||||
//---------------------------------------------------------------------------
 | 
			
		||||
// Function: ScheduleInstructions
 | 
			
		||||
// 
 | 
			
		||||
// Purpose:
 | 
			
		||||
//   Entry point for instruction scheduling on machine code.
 | 
			
		||||
//   Schedules the machine instructions generated by instruction selection.
 | 
			
		||||
//   Assumes that register allocation has been done.
 | 
			
		||||
//---------------------------------------------------------------------------
 | 
			
		||||
 | 
			
		||||
// Not implemented yet.
 | 
			
		||||
//bool ScheduleInstructions(Method *M, const TargetMachine &Target);
 | 
			
		||||
 | 
			
		||||
#endif
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
		Reference in New Issue