OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

Bring back 2>&1 redirection for this test 

llvm-svn: 295864
This commit is contained in:
Matthias Braun 2017-02-22 19:16:33 +00:00
parent 6bb79157dd
commit e8a0f5ef3b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/test/CodeGen/Hexagon/expand-condsets-rm-reg.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -march=hexagon -run-pass expand-condsets -o - %s -verify-machineinstrs -debug-only=expand-condsets | FileCheck %s # RUN: llc -march=hexagon -run-pass expand-condsets -o - %s -verify-machineinstrs -debug-only=expand-condsets 2>&1 | FileCheck %s
# REQUIRES: asserts # REQUIRES: asserts
# Check that coalesced registers are removed from live intervals. # Check that coalesced registers are removed from live intervals.