OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

Instruction scheduling is a real pass now. 

llvm-svn: 1698
This commit is contained in:
Chris Lattner 2002-02-04 19:59:22 +00:00
parent 75b2283602
commit ee445a60a1
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
llvm/include/llvm/CodeGen/InstrScheduling.h
View File

@ -8,11 +8,11 @@
#ifndef LLVM_CODEGEN_INSTR_SCHEDULING_H #ifndef LLVM_CODEGEN_INSTR_SCHEDULING_H
#define LLVM_CODEGEN_INSTR_SCHEDULING_H #define LLVM_CODEGEN_INSTR_SCHEDULING_H
class Method; class MethodPass;
class TargetMachine; class TargetMachine;
//--------------------------------------------------------------------------- //---------------------------------------------------------------------------
// Function: ScheduleInstructionsWithSSA // Function: createScheduleInstructionsWithSSAPass(..)
// //
// Purpose: // Purpose:
// Entry point for instruction scheduling on SSA form. // Entry point for instruction scheduling on SSA form.
@ -21,7 +21,7 @@ class TargetMachine;
// are still in SSA form. // are still in SSA form.
//--------------------------------------------------------------------------- //---------------------------------------------------------------------------
bool ScheduleInstructionsWithSSA(Method *M, const TargetMachine &Target); MethodPass *createInstructionSchedulingWithSSAPass(const TargetMachine &Target);
//--------------------------------------------------------------------------- //---------------------------------------------------------------------------
@ -34,6 +34,6 @@ bool ScheduleInstructionsWithSSA(Method *M, const TargetMachine &Target);
//--------------------------------------------------------------------------- //---------------------------------------------------------------------------
// Not implemented yet. // Not implemented yet.
bool ScheduleInstructions(Method *M, const TargetMachine &Target); //bool ScheduleInstructions(Method *M, const TargetMachine &Target);
#endif #endif