OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

Fix newlines. NFCI. 

llvm-svn: 328583
This commit is contained in:
Simon Pilgrim 2018-03-26 21:07:59 +00:00
parent 28e7bcbba6
commit f6440b6fb1
4 changed files with 18305 additions and 18305 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1464
llvm/test/CodeGen/X86/bmi-schedule.ll
View File

File diff suppressed because it is too large Load Diff

328
llvm/test/CodeGen/X86/lzcnt-schedule.ll
View File

@ -1,164 +1,164 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=x86-64 -mattr=+lzcnt | FileCheck %s --check-prefix=CHECK --check-prefix=GENERIC ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=x86-64 -mattr=+lzcnt | FileCheck %s --check-prefix=CHECK --check-prefix=GENERIC
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=haswell | FileCheck %s --check-prefix=CHECK --check-prefix=HASWELL ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=haswell | FileCheck %s --check-prefix=CHECK --check-prefix=HASWELL
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=broadwell | FileCheck %s --check-prefix=CHECK --check-prefix=BROADWELL ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=broadwell | FileCheck %s --check-prefix=CHECK --check-prefix=BROADWELL
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=skylake | FileCheck %s --check-prefix=CHECK --check-prefix=SKYLAKE ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=skylake | FileCheck %s --check-prefix=CHECK --check-prefix=SKYLAKE
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=knl | FileCheck %s --check-prefix=CHECK --check-prefix=HASWELL ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=knl | FileCheck %s --check-prefix=CHECK --check-prefix=HASWELL
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=btver2 | FileCheck %s --check-prefix=CHECK --check-prefix=BTVER2 ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=btver2 | FileCheck %s --check-prefix=CHECK --check-prefix=BTVER2
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=znver1 | FileCheck %s --check-prefix=CHECK --check-prefix=ZNVER1 ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=znver1 | FileCheck %s --check-prefix=CHECK --check-prefix=ZNVER1
define i16 @test_ctlz_i16(i16 zeroext %a0, i16 *%a1) { define i16 @test_ctlz_i16(i16 zeroext %a0, i16 *%a1) {
; GENERIC-LABEL: test_ctlz_i16: ; GENERIC-LABEL: test_ctlz_i16:
; GENERIC: # %bb.0: ; GENERIC: # %bb.0:
; GENERIC-NEXT: lzcntw (%rsi), %cx # sched: [8:1.00] ; GENERIC-NEXT: lzcntw (%rsi), %cx # sched: [8:1.00]
; GENERIC-NEXT: lzcntw %di, %ax # sched: [3:1.00] ; GENERIC-NEXT: lzcntw %di, %ax # sched: [3:1.00]
; GENERIC-NEXT: orl %ecx, %eax # sched: [1:0.33] ; GENERIC-NEXT: orl %ecx, %eax # sched: [1:0.33]
; GENERIC-NEXT: # kill: def $ax killed $ax killed $eax ; GENERIC-NEXT: # kill: def $ax killed $ax killed $eax
; GENERIC-NEXT: retq # sched: [1:1.00] ; GENERIC-NEXT: retq # sched: [1:1.00]
; ;
; HASWELL-LABEL: test_ctlz_i16: ; HASWELL-LABEL: test_ctlz_i16:
; HASWELL: # %bb.0: ; HASWELL: # %bb.0:
; HASWELL-NEXT: lzcntw (%rsi), %cx # sched: [8:1.00] ; HASWELL-NEXT: lzcntw (%rsi), %cx # sched: [8:1.00]
; HASWELL-NEXT: lzcntw %di, %ax # sched: [3:1.00] ; HASWELL-NEXT: lzcntw %di, %ax # sched: [3:1.00]
; HASWELL-NEXT: orl %ecx, %eax # sched: [1:0.25] ; HASWELL-NEXT: orl %ecx, %eax # sched: [1:0.25]
; HASWELL-NEXT: # kill: def $ax killed $ax killed $eax ; HASWELL-NEXT: # kill: def $ax killed $ax killed $eax
; HASWELL-NEXT: retq # sched: [7:1.00] ; HASWELL-NEXT: retq # sched: [7:1.00]
; ;
; BROADWELL-LABEL: test_ctlz_i16: ; BROADWELL-LABEL: test_ctlz_i16:
; BROADWELL: # %bb.0: ; BROADWELL: # %bb.0:
; BROADWELL-NEXT: lzcntw (%rsi), %cx # sched: [8:1.00] ; BROADWELL-NEXT: lzcntw (%rsi), %cx # sched: [8:1.00]
; BROADWELL-NEXT: lzcntw %di, %ax # sched: [3:1.00] ; BROADWELL-NEXT: lzcntw %di, %ax # sched: [3:1.00]
; BROADWELL-NEXT: orl %ecx, %eax # sched: [1:0.25] ; BROADWELL-NEXT: orl %ecx, %eax # sched: [1:0.25]
; BROADWELL-NEXT: # kill: def $ax killed $ax killed $eax ; BROADWELL-NEXT: # kill: def $ax killed $ax killed $eax
; BROADWELL-NEXT: retq # sched: [7:1.00] ; BROADWELL-NEXT: retq # sched: [7:1.00]
; ;
; SKYLAKE-LABEL: test_ctlz_i16: ; SKYLAKE-LABEL: test_ctlz_i16:
; SKYLAKE: # %bb.0: ; SKYLAKE: # %bb.0:
; SKYLAKE-NEXT: lzcntw (%rsi), %cx # sched: [8:1.00] ; SKYLAKE-NEXT: lzcntw (%rsi), %cx # sched: [8:1.00]
; SKYLAKE-NEXT: lzcntw %di, %ax # sched: [3:1.00] ; SKYLAKE-NEXT: lzcntw %di, %ax # sched: [3:1.00]
; SKYLAKE-NEXT: orl %ecx, %eax # sched: [1:0.25] ; SKYLAKE-NEXT: orl %ecx, %eax # sched: [1:0.25]
; SKYLAKE-NEXT: # kill: def $ax killed $ax killed $eax ; SKYLAKE-NEXT: # kill: def $ax killed $ax killed $eax
; SKYLAKE-NEXT: retq # sched: [7:1.00] ; SKYLAKE-NEXT: retq # sched: [7:1.00]
; ;
; BTVER2-LABEL: test_ctlz_i16: ; BTVER2-LABEL: test_ctlz_i16:
; BTVER2: # %bb.0: ; BTVER2: # %bb.0:
; BTVER2-NEXT: lzcntw (%rsi), %cx # sched: [4:1.00] ; BTVER2-NEXT: lzcntw (%rsi), %cx # sched: [4:1.00]
; BTVER2-NEXT: lzcntw %di, %ax # sched: [1:0.50] ; BTVER2-NEXT: lzcntw %di, %ax # sched: [1:0.50]
; BTVER2-NEXT: orl %ecx, %eax # sched: [1:0.50] ; BTVER2-NEXT: orl %ecx, %eax # sched: [1:0.50]
; BTVER2-NEXT: # kill: def $ax killed $ax killed $eax ; BTVER2-NEXT: # kill: def $ax killed $ax killed $eax
; BTVER2-NEXT: retq # sched: [4:1.00] ; BTVER2-NEXT: retq # sched: [4:1.00]
; ;
; ZNVER1-LABEL: test_ctlz_i16: ; ZNVER1-LABEL: test_ctlz_i16:
; ZNVER1: # %bb.0: ; ZNVER1: # %bb.0:
; ZNVER1-NEXT: lzcntw (%rsi), %cx # sched: [6:0.50] ; ZNVER1-NEXT: lzcntw (%rsi), %cx # sched: [6:0.50]
; ZNVER1-NEXT: lzcntw %di, %ax # sched: [2:0.25] ; ZNVER1-NEXT: lzcntw %di, %ax # sched: [2:0.25]
; ZNVER1-NEXT: orl %ecx, %eax # sched: [1:0.25] ; ZNVER1-NEXT: orl %ecx, %eax # sched: [1:0.25]
; ZNVER1-NEXT: # kill: def $ax killed $ax killed $eax ; ZNVER1-NEXT: # kill: def $ax killed $ax killed $eax
; ZNVER1-NEXT: retq # sched: [1:0.50] ; ZNVER1-NEXT: retq # sched: [1:0.50]
%1 = load i16, i16 *%a1 %1 = load i16, i16 *%a1
%2 = tail call i16 @llvm.ctlz.i16( i16 %1, i1 false ) %2 = tail call i16 @llvm.ctlz.i16( i16 %1, i1 false )
%3 = tail call i16 @llvm.ctlz.i16( i16 %a0, i1 false ) %3 = tail call i16 @llvm.ctlz.i16( i16 %a0, i1 false )
%4 = or i16 %2, %3 %4 = or i16 %2, %3
ret i16 %4 ret i16 %4
} }
declare i16 @llvm.ctlz.i16(i16, i1) declare i16 @llvm.ctlz.i16(i16, i1)
define i32 @test_ctlz_i32(i32 %a0, i32 *%a1) { define i32 @test_ctlz_i32(i32 %a0, i32 *%a1) {
; GENERIC-LABEL: test_ctlz_i32: ; GENERIC-LABEL: test_ctlz_i32:
; GENERIC: # %bb.0: ; GENERIC: # %bb.0:
; GENERIC-NEXT: lzcntl (%rsi), %ecx # sched: [8:1.00] ; GENERIC-NEXT: lzcntl (%rsi), %ecx # sched: [8:1.00]
; GENERIC-NEXT: lzcntl %edi, %eax # sched: [3:1.00] ; GENERIC-NEXT: lzcntl %edi, %eax # sched: [3:1.00]
; GENERIC-NEXT: orl %ecx, %eax # sched: [1:0.33] ; GENERIC-NEXT: orl %ecx, %eax # sched: [1:0.33]
; GENERIC-NEXT: retq # sched: [1:1.00] ; GENERIC-NEXT: retq # sched: [1:1.00]
; ;
; HASWELL-LABEL: test_ctlz_i32: ; HASWELL-LABEL: test_ctlz_i32:
; HASWELL: # %bb.0: ; HASWELL: # %bb.0:
; HASWELL-NEXT: lzcntl (%rsi), %ecx # sched: [8:1.00] ; HASWELL-NEXT: lzcntl (%rsi), %ecx # sched: [8:1.00]
; HASWELL-NEXT: lzcntl %edi, %eax # sched: [3:1.00] ; HASWELL-NEXT: lzcntl %edi, %eax # sched: [3:1.00]
; HASWELL-NEXT: orl %ecx, %eax # sched: [1:0.25] ; HASWELL-NEXT: orl %ecx, %eax # sched: [1:0.25]
; HASWELL-NEXT: retq # sched: [7:1.00] ; HASWELL-NEXT: retq # sched: [7:1.00]
; ;
; BROADWELL-LABEL: test_ctlz_i32: ; BROADWELL-LABEL: test_ctlz_i32:
; BROADWELL: # %bb.0: ; BROADWELL: # %bb.0:
; BROADWELL-NEXT: lzcntl (%rsi), %ecx # sched: [8:1.00] ; BROADWELL-NEXT: lzcntl (%rsi), %ecx # sched: [8:1.00]
; BROADWELL-NEXT: lzcntl %edi, %eax # sched: [3:1.00] ; BROADWELL-NEXT: lzcntl %edi, %eax # sched: [3:1.00]
; BROADWELL-NEXT: orl %ecx, %eax # sched: [1:0.25] ; BROADWELL-NEXT: orl %ecx, %eax # sched: [1:0.25]
; BROADWELL-NEXT: retq # sched: [7:1.00] ; BROADWELL-NEXT: retq # sched: [7:1.00]
; ;
; SKYLAKE-LABEL: test_ctlz_i32: ; SKYLAKE-LABEL: test_ctlz_i32:
; SKYLAKE: # %bb.0: ; SKYLAKE: # %bb.0:
; SKYLAKE-NEXT: lzcntl (%rsi), %ecx # sched: [8:1.00] ; SKYLAKE-NEXT: lzcntl (%rsi), %ecx # sched: [8:1.00]
; SKYLAKE-NEXT: lzcntl %edi, %eax # sched: [3:1.00] ; SKYLAKE-NEXT: lzcntl %edi, %eax # sched: [3:1.00]
; SKYLAKE-NEXT: orl %ecx, %eax # sched: [1:0.25] ; SKYLAKE-NEXT: orl %ecx, %eax # sched: [1:0.25]
; SKYLAKE-NEXT: retq # sched: [7:1.00] ; SKYLAKE-NEXT: retq # sched: [7:1.00]
; ;
; BTVER2-LABEL: test_ctlz_i32: ; BTVER2-LABEL: test_ctlz_i32:
; BTVER2: # %bb.0: ; BTVER2: # %bb.0:
; BTVER2-NEXT: lzcntl (%rsi), %ecx # sched: [4:1.00] ; BTVER2-NEXT: lzcntl (%rsi), %ecx # sched: [4:1.00]
; BTVER2-NEXT: lzcntl %edi, %eax # sched: [1:0.50] ; BTVER2-NEXT: lzcntl %edi, %eax # sched: [1:0.50]
; BTVER2-NEXT: orl %ecx, %eax # sched: [1:0.50] ; BTVER2-NEXT: orl %ecx, %eax # sched: [1:0.50]
; BTVER2-NEXT: retq # sched: [4:1.00] ; BTVER2-NEXT: retq # sched: [4:1.00]
; ;
; ZNVER1-LABEL: test_ctlz_i32: ; ZNVER1-LABEL: test_ctlz_i32:
; ZNVER1: # %bb.0: ; ZNVER1: # %bb.0:
; ZNVER1-NEXT: lzcntl (%rsi), %ecx # sched: [6:0.50] ; ZNVER1-NEXT: lzcntl (%rsi), %ecx # sched: [6:0.50]
; ZNVER1-NEXT: lzcntl %edi, %eax # sched: [2:0.25] ; ZNVER1-NEXT: lzcntl %edi, %eax # sched: [2:0.25]
; ZNVER1-NEXT: orl %ecx, %eax # sched: [1:0.25] ; ZNVER1-NEXT: orl %ecx, %eax # sched: [1:0.25]
; ZNVER1-NEXT: retq # sched: [1:0.50] ; ZNVER1-NEXT: retq # sched: [1:0.50]
%1 = load i32, i32 *%a1 %1 = load i32, i32 *%a1
%2 = tail call i32 @llvm.ctlz.i32( i32 %1, i1 false ) %2 = tail call i32 @llvm.ctlz.i32( i32 %1, i1 false )
%3 = tail call i32 @llvm.ctlz.i32( i32 %a0, i1 false ) %3 = tail call i32 @llvm.ctlz.i32( i32 %a0, i1 false )
%4 = or i32 %2, %3 %4 = or i32 %2, %3
ret i32 %4 ret i32 %4
} }
declare i32 @llvm.ctlz.i32(i32, i1) declare i32 @llvm.ctlz.i32(i32, i1)
define i64 @test_ctlz_i64(i64 %a0, i64 *%a1) { define i64 @test_ctlz_i64(i64 %a0, i64 *%a1) {
; GENERIC-LABEL: test_ctlz_i64: ; GENERIC-LABEL: test_ctlz_i64:
; GENERIC: # %bb.0: ; GENERIC: # %bb.0:
; GENERIC-NEXT: lzcntq (%rsi), %rcx # sched: [8:1.00] ; GENERIC-NEXT: lzcntq (%rsi), %rcx # sched: [8:1.00]
; GENERIC-NEXT: lzcntq %rdi, %rax # sched: [3:1.00] ; GENERIC-NEXT: lzcntq %rdi, %rax # sched: [3:1.00]
; GENERIC-NEXT: orq %rcx, %rax # sched: [1:0.33] ; GENERIC-NEXT: orq %rcx, %rax # sched: [1:0.33]
; GENERIC-NEXT: retq # sched: [1:1.00] ; GENERIC-NEXT: retq # sched: [1:1.00]
; ;
; HASWELL-LABEL: test_ctlz_i64: ; HASWELL-LABEL: test_ctlz_i64:
; HASWELL: # %bb.0: ; HASWELL: # %bb.0:
; HASWELL-NEXT: lzcntq (%rsi), %rcx # sched: [8:1.00] ; HASWELL-NEXT: lzcntq (%rsi), %rcx # sched: [8:1.00]
; HASWELL-NEXT: lzcntq %rdi, %rax # sched: [3:1.00] ; HASWELL-NEXT: lzcntq %rdi, %rax # sched: [3:1.00]
; HASWELL-NEXT: orq %rcx, %rax # sched: [1:0.25] ; HASWELL-NEXT: orq %rcx, %rax # sched: [1:0.25]
; HASWELL-NEXT: retq # sched: [7:1.00] ; HASWELL-NEXT: retq # sched: [7:1.00]
; ;
; BROADWELL-LABEL: test_ctlz_i64: ; BROADWELL-LABEL: test_ctlz_i64:
; BROADWELL: # %bb.0: ; BROADWELL: # %bb.0:
; BROADWELL-NEXT: lzcntq (%rsi), %rcx # sched: [8:1.00] ; BROADWELL-NEXT: lzcntq (%rsi), %rcx # sched: [8:1.00]
; BROADWELL-NEXT: lzcntq %rdi, %rax # sched: [3:1.00] ; BROADWELL-NEXT: lzcntq %rdi, %rax # sched: [3:1.00]
; BROADWELL-NEXT: orq %rcx, %rax # sched: [1:0.25] ; BROADWELL-NEXT: orq %rcx, %rax # sched: [1:0.25]
; BROADWELL-NEXT: retq # sched: [7:1.00] ; BROADWELL-NEXT: retq # sched: [7:1.00]
; ;
; SKYLAKE-LABEL: test_ctlz_i64: ; SKYLAKE-LABEL: test_ctlz_i64:
; SKYLAKE: # %bb.0: ; SKYLAKE: # %bb.0:
; SKYLAKE-NEXT: lzcntq (%rsi), %rcx # sched: [8:1.00] ; SKYLAKE-NEXT: lzcntq (%rsi), %rcx # sched: [8:1.00]
; SKYLAKE-NEXT: lzcntq %rdi, %rax # sched: [3:1.00] ; SKYLAKE-NEXT: lzcntq %rdi, %rax # sched: [3:1.00]
; SKYLAKE-NEXT: orq %rcx, %rax # sched: [1:0.25] ; SKYLAKE-NEXT: orq %rcx, %rax # sched: [1:0.25]
; SKYLAKE-NEXT: retq # sched: [7:1.00] ; SKYLAKE-NEXT: retq # sched: [7:1.00]
; ;
; BTVER2-LABEL: test_ctlz_i64: ; BTVER2-LABEL: test_ctlz_i64:
; BTVER2: # %bb.0: ; BTVER2: # %bb.0:
; BTVER2-NEXT: lzcntq (%rsi), %rcx # sched: [4:1.00] ; BTVER2-NEXT: lzcntq (%rsi), %rcx # sched: [4:1.00]
; BTVER2-NEXT: lzcntq %rdi, %rax # sched: [1:0.50] ; BTVER2-NEXT: lzcntq %rdi, %rax # sched: [1:0.50]
; BTVER2-NEXT: orq %rcx, %rax # sched: [1:0.50] ; BTVER2-NEXT: orq %rcx, %rax # sched: [1:0.50]
; BTVER2-NEXT: retq # sched: [4:1.00] ; BTVER2-NEXT: retq # sched: [4:1.00]
; ;
; ZNVER1-LABEL: test_ctlz_i64: ; ZNVER1-LABEL: test_ctlz_i64:
; ZNVER1: # %bb.0: ; ZNVER1: # %bb.0:
; ZNVER1-NEXT: lzcntq (%rsi), %rcx # sched: [6:0.50] ; ZNVER1-NEXT: lzcntq (%rsi), %rcx # sched: [6:0.50]
; ZNVER1-NEXT: lzcntq %rdi, %rax # sched: [2:0.25] ; ZNVER1-NEXT: lzcntq %rdi, %rax # sched: [2:0.25]
; ZNVER1-NEXT: orq %rcx, %rax # sched: [1:0.25] ; ZNVER1-NEXT: orq %rcx, %rax # sched: [1:0.25]
; ZNVER1-NEXT: retq # sched: [1:0.50] ; ZNVER1-NEXT: retq # sched: [1:0.50]
%1 = load i64, i64 *%a1 %1 = load i64, i64 *%a1
%2 = tail call i64 @llvm.ctlz.i64( i64 %1, i1 false ) %2 = tail call i64 @llvm.ctlz.i64( i64 %1, i1 false )
%3 = tail call i64 @llvm.ctlz.i64( i64 %a0, i1 false ) %3 = tail call i64 @llvm.ctlz.i64( i64 %a0, i1 false )
%4 = or i64 %2, %3 %4 = or i64 %2, %3
ret i64 %4 ret i64 %4
} }
declare i64 @llvm.ctlz.i64(i64, i1) declare i64 @llvm.ctlz.i64(i64, i1)

424
llvm/test/CodeGen/X86/popcnt-schedule.ll
View File

@ -1,212 +1,212 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=x86-64 -mattr=+popcnt | FileCheck %s --check-prefix=CHECK --check-prefix=GENERIC ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=x86-64 -mattr=+popcnt | FileCheck %s --check-prefix=CHECK --check-prefix=GENERIC
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=slm | FileCheck %s --check-prefix=CHECK --check-prefix=SLM ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=slm | FileCheck %s --check-prefix=CHECK --check-prefix=SLM
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=goldmont | FileCheck %s --check-prefix=CHECK --check-prefix=SLM ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=goldmont | FileCheck %s --check-prefix=CHECK --check-prefix=SLM
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=sandybridge | FileCheck %s --check-prefix=CHECK --check-prefix=SANDY ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=sandybridge | FileCheck %s --check-prefix=CHECK --check-prefix=SANDY
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=ivybridge | FileCheck %s --check-prefix=CHECK --check-prefix=SANDY ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=ivybridge | FileCheck %s --check-prefix=CHECK --check-prefix=SANDY
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=haswell | FileCheck %s --check-prefix=CHECK --check-prefix=HASWELL ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=haswell | FileCheck %s --check-prefix=CHECK --check-prefix=HASWELL
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=broadwell | FileCheck %s --check-prefix=CHECK --check-prefix=BROADWELL ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=broadwell | FileCheck %s --check-prefix=CHECK --check-prefix=BROADWELL
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=skylake | FileCheck %s --check-prefix=CHECK --check-prefix=SKYLAKE ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=skylake | FileCheck %s --check-prefix=CHECK --check-prefix=SKYLAKE
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=knl | FileCheck %s --check-prefix=CHECK --check-prefix=HASWELL ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=knl | FileCheck %s --check-prefix=CHECK --check-prefix=HASWELL
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=btver2 | FileCheck %s --check-prefix=CHECK --check-prefix=BTVER2 ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=btver2 | FileCheck %s --check-prefix=CHECK --check-prefix=BTVER2
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=znver1 | FileCheck %s --check-prefix=CHECK --check-prefix=ZNVER1 ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -print-schedule -mcpu=znver1 | FileCheck %s --check-prefix=CHECK --check-prefix=ZNVER1
define i16 @test_ctpop_i16(i16 zeroext %a0, i16 *%a1) { define i16 @test_ctpop_i16(i16 zeroext %a0, i16 *%a1) {
; GENERIC-LABEL: test_ctpop_i16: ; GENERIC-LABEL: test_ctpop_i16:
; GENERIC: # %bb.0: ; GENERIC: # %bb.0:
; GENERIC-NEXT: popcntw (%rsi), %cx # sched: [9:1.00] ; GENERIC-NEXT: popcntw (%rsi), %cx # sched: [9:1.00]
; GENERIC-NEXT: popcntw %di, %ax # sched: [3:1.00] ; GENERIC-NEXT: popcntw %di, %ax # sched: [3:1.00]
; GENERIC-NEXT: orl %ecx, %eax # sched: [1:0.33] ; GENERIC-NEXT: orl %ecx, %eax # sched: [1:0.33]
; GENERIC-NEXT: # kill: def $ax killed $ax killed $eax ; GENERIC-NEXT: # kill: def $ax killed $ax killed $eax
; GENERIC-NEXT: retq # sched: [1:1.00] ; GENERIC-NEXT: retq # sched: [1:1.00]
; ;
; SLM-LABEL: test_ctpop_i16: ; SLM-LABEL: test_ctpop_i16:
; SLM: # %bb.0: ; SLM: # %bb.0:
; SLM-NEXT: popcntw (%rsi), %cx # sched: [6:1.00] ; SLM-NEXT: popcntw (%rsi), %cx # sched: [6:1.00]
; SLM-NEXT: popcntw %di, %ax # sched: [3:1.00] ; SLM-NEXT: popcntw %di, %ax # sched: [3:1.00]
; SLM-NEXT: orl %ecx, %eax # sched: [1:0.50] ; SLM-NEXT: orl %ecx, %eax # sched: [1:0.50]
; SLM-NEXT: # kill: def $ax killed $ax killed $eax ; SLM-NEXT: # kill: def $ax killed $ax killed $eax
; SLM-NEXT: retq # sched: [4:1.00] ; SLM-NEXT: retq # sched: [4:1.00]
; ;
; SANDY-LABEL: test_ctpop_i16: ; SANDY-LABEL: test_ctpop_i16:
; SANDY: # %bb.0: ; SANDY: # %bb.0:
; SANDY-NEXT: popcntw (%rsi), %cx # sched: [9:1.00] ; SANDY-NEXT: popcntw (%rsi), %cx # sched: [9:1.00]
; SANDY-NEXT: popcntw %di, %ax # sched: [3:1.00] ; SANDY-NEXT: popcntw %di, %ax # sched: [3:1.00]
; SANDY-NEXT: orl %ecx, %eax # sched: [1:0.33] ; SANDY-NEXT: orl %ecx, %eax # sched: [1:0.33]
; SANDY-NEXT: # kill: def $ax killed $ax killed $eax ; SANDY-NEXT: # kill: def $ax killed $ax killed $eax
; SANDY-NEXT: retq # sched: [1:1.00] ; SANDY-NEXT: retq # sched: [1:1.00]
; ;
; HASWELL-LABEL: test_ctpop_i16: ; HASWELL-LABEL: test_ctpop_i16:
; HASWELL: # %bb.0: ; HASWELL: # %bb.0:
; HASWELL-NEXT: popcntw (%rsi), %cx # sched: [8:1.00] ; HASWELL-NEXT: popcntw (%rsi), %cx # sched: [8:1.00]
; HASWELL-NEXT: popcntw %di, %ax # sched: [3:1.00] ; HASWELL-NEXT: popcntw %di, %ax # sched: [3:1.00]
; HASWELL-NEXT: orl %ecx, %eax # sched: [1:0.25] ; HASWELL-NEXT: orl %ecx, %eax # sched: [1:0.25]
; HASWELL-NEXT: # kill: def $ax killed $ax killed $eax ; HASWELL-NEXT: # kill: def $ax killed $ax killed $eax
; HASWELL-NEXT: retq # sched: [7:1.00] ; HASWELL-NEXT: retq # sched: [7:1.00]
; ;
; BROADWELL-LABEL: test_ctpop_i16: ; BROADWELL-LABEL: test_ctpop_i16:
; BROADWELL: # %bb.0: ; BROADWELL: # %bb.0:
; BROADWELL-NEXT: popcntw (%rsi), %cx # sched: [8:1.00] ; BROADWELL-NEXT: popcntw (%rsi), %cx # sched: [8:1.00]
; BROADWELL-NEXT: popcntw %di, %ax # sched: [3:1.00] ; BROADWELL-NEXT: popcntw %di, %ax # sched: [3:1.00]
; BROADWELL-NEXT: orl %ecx, %eax # sched: [1:0.25] ; BROADWELL-NEXT: orl %ecx, %eax # sched: [1:0.25]
; BROADWELL-NEXT: # kill: def $ax killed $ax killed $eax ; BROADWELL-NEXT: # kill: def $ax killed $ax killed $eax
; BROADWELL-NEXT: retq # sched: [7:1.00] ; BROADWELL-NEXT: retq # sched: [7:1.00]
; ;
; SKYLAKE-LABEL: test_ctpop_i16: ; SKYLAKE-LABEL: test_ctpop_i16:
; SKYLAKE: # %bb.0: ; SKYLAKE: # %bb.0:
; SKYLAKE-NEXT: popcntw (%rsi), %cx # sched: [8:1.00] ; SKYLAKE-NEXT: popcntw (%rsi), %cx # sched: [8:1.00]
; SKYLAKE-NEXT: popcntw %di, %ax # sched: [3:1.00] ; SKYLAKE-NEXT: popcntw %di, %ax # sched: [3:1.00]
; SKYLAKE-NEXT: orl %ecx, %eax # sched: [1:0.25] ; SKYLAKE-NEXT: orl %ecx, %eax # sched: [1:0.25]
; SKYLAKE-NEXT: # kill: def $ax killed $ax killed $eax ; SKYLAKE-NEXT: # kill: def $ax killed $ax killed $eax
; SKYLAKE-NEXT: retq # sched: [7:1.00] ; SKYLAKE-NEXT: retq # sched: [7:1.00]
; ;
; BTVER2-LABEL: test_ctpop_i16: ; BTVER2-LABEL: test_ctpop_i16:
; BTVER2: # %bb.0: ; BTVER2: # %bb.0:
; BTVER2-NEXT: popcntw (%rsi), %cx # sched: [4:1.00] ; BTVER2-NEXT: popcntw (%rsi), %cx # sched: [4:1.00]
; BTVER2-NEXT: popcntw %di, %ax # sched: [1:0.50] ; BTVER2-NEXT: popcntw %di, %ax # sched: [1:0.50]
; BTVER2-NEXT: orl %ecx, %eax # sched: [1:0.50] ; BTVER2-NEXT: orl %ecx, %eax # sched: [1:0.50]
; BTVER2-NEXT: # kill: def $ax killed $ax killed $eax ; BTVER2-NEXT: # kill: def $ax killed $ax killed $eax
; BTVER2-NEXT: retq # sched: [4:1.00] ; BTVER2-NEXT: retq # sched: [4:1.00]
; ;
; ZNVER1-LABEL: test_ctpop_i16: ; ZNVER1-LABEL: test_ctpop_i16:
; ZNVER1: # %bb.0: ; ZNVER1: # %bb.0:
; ZNVER1-NEXT: popcntw (%rsi), %cx # sched: [5:0.50] ; ZNVER1-NEXT: popcntw (%rsi), %cx # sched: [5:0.50]
; ZNVER1-NEXT: popcntw %di, %ax # sched: [1:0.25] ; ZNVER1-NEXT: popcntw %di, %ax # sched: [1:0.25]
; ZNVER1-NEXT: orl %ecx, %eax # sched: [1:0.25] ; ZNVER1-NEXT: orl %ecx, %eax # sched: [1:0.25]
; ZNVER1-NEXT: # kill: def $ax killed $ax killed $eax ; ZNVER1-NEXT: # kill: def $ax killed $ax killed $eax
; ZNVER1-NEXT: retq # sched: [1:0.50] ; ZNVER1-NEXT: retq # sched: [1:0.50]
%1 = load i16, i16 *%a1 %1 = load i16, i16 *%a1
%2 = tail call i16 @llvm.ctpop.i16( i16 %1 ) %2 = tail call i16 @llvm.ctpop.i16( i16 %1 )
%3 = tail call i16 @llvm.ctpop.i16( i16 %a0 ) %3 = tail call i16 @llvm.ctpop.i16( i16 %a0 )
%4 = or i16 %2, %3 %4 = or i16 %2, %3
ret i16 %4 ret i16 %4
} }
declare i16 @llvm.ctpop.i16(i16) declare i16 @llvm.ctpop.i16(i16)
define i32 @test_ctpop_i32(i32 %a0, i32 *%a1) { define i32 @test_ctpop_i32(i32 %a0, i32 *%a1) {
; GENERIC-LABEL: test_ctpop_i32: ; GENERIC-LABEL: test_ctpop_i32:
; GENERIC: # %bb.0: ; GENERIC: # %bb.0:
; GENERIC-NEXT: popcntl (%rsi), %ecx # sched: [9:1.00] ; GENERIC-NEXT: popcntl (%rsi), %ecx # sched: [9:1.00]
; GENERIC-NEXT: popcntl %edi, %eax # sched: [3:1.00] ; GENERIC-NEXT: popcntl %edi, %eax # sched: [3:1.00]
; GENERIC-NEXT: orl %ecx, %eax # sched: [1:0.33] ; GENERIC-NEXT: orl %ecx, %eax # sched: [1:0.33]
; GENERIC-NEXT: retq # sched: [1:1.00] ; GENERIC-NEXT: retq # sched: [1:1.00]
; ;
; SLM-LABEL: test_ctpop_i32: ; SLM-LABEL: test_ctpop_i32:
; SLM: # %bb.0: ; SLM: # %bb.0:
; SLM-NEXT: popcntl (%rsi), %ecx # sched: [6:1.00] ; SLM-NEXT: popcntl (%rsi), %ecx # sched: [6:1.00]
; SLM-NEXT: popcntl %edi, %eax # sched: [3:1.00] ; SLM-NEXT: popcntl %edi, %eax # sched: [3:1.00]
; SLM-NEXT: orl %ecx, %eax # sched: [1:0.50] ; SLM-NEXT: orl %ecx, %eax # sched: [1:0.50]
; SLM-NEXT: retq # sched: [4:1.00] ; SLM-NEXT: retq # sched: [4:1.00]
; ;
; SANDY-LABEL: test_ctpop_i32: ; SANDY-LABEL: test_ctpop_i32:
; SANDY: # %bb.0: ; SANDY: # %bb.0:
; SANDY-NEXT: popcntl (%rsi), %ecx # sched: [9:1.00] ; SANDY-NEXT: popcntl (%rsi), %ecx # sched: [9:1.00]
; SANDY-NEXT: popcntl %edi, %eax # sched: [3:1.00] ; SANDY-NEXT: popcntl %edi, %eax # sched: [3:1.00]
; SANDY-NEXT: orl %ecx, %eax # sched: [1:0.33] ; SANDY-NEXT: orl %ecx, %eax # sched: [1:0.33]
; SANDY-NEXT: retq # sched: [1:1.00] ; SANDY-NEXT: retq # sched: [1:1.00]
; ;
; HASWELL-LABEL: test_ctpop_i32: ; HASWELL-LABEL: test_ctpop_i32:
; HASWELL: # %bb.0: ; HASWELL: # %bb.0:
; HASWELL-NEXT: popcntl (%rsi), %ecx # sched: [8:1.00] ; HASWELL-NEXT: popcntl (%rsi), %ecx # sched: [8:1.00]
; HASWELL-NEXT: popcntl %edi, %eax # sched: [3:1.00] ; HASWELL-NEXT: popcntl %edi, %eax # sched: [3:1.00]
; HASWELL-NEXT: orl %ecx, %eax # sched: [1:0.25] ; HASWELL-NEXT: orl %ecx, %eax # sched: [1:0.25]
; HASWELL-NEXT: retq # sched: [7:1.00] ; HASWELL-NEXT: retq # sched: [7:1.00]
; ;
; BROADWELL-LABEL: test_ctpop_i32: ; BROADWELL-LABEL: test_ctpop_i32:
; BROADWELL: # %bb.0: ; BROADWELL: # %bb.0:
; BROADWELL-NEXT: popcntl (%rsi), %ecx # sched: [8:1.00] ; BROADWELL-NEXT: popcntl (%rsi), %ecx # sched: [8:1.00]
; BROADWELL-NEXT: popcntl %edi, %eax # sched: [3:1.00] ; BROADWELL-NEXT: popcntl %edi, %eax # sched: [3:1.00]
; BROADWELL-NEXT: orl %ecx, %eax # sched: [1:0.25] ; BROADWELL-NEXT: orl %ecx, %eax # sched: [1:0.25]
; BROADWELL-NEXT: retq # sched: [7:1.00] ; BROADWELL-NEXT: retq # sched: [7:1.00]
; ;
; SKYLAKE-LABEL: test_ctpop_i32: ; SKYLAKE-LABEL: test_ctpop_i32:
; SKYLAKE: # %bb.0: ; SKYLAKE: # %bb.0:
; SKYLAKE-NEXT: popcntl (%rsi), %ecx # sched: [8:1.00] ; SKYLAKE-NEXT: popcntl (%rsi), %ecx # sched: [8:1.00]
; SKYLAKE-NEXT: popcntl %edi, %eax # sched: [3:1.00] ; SKYLAKE-NEXT: popcntl %edi, %eax # sched: [3:1.00]
; SKYLAKE-NEXT: orl %ecx, %eax # sched: [1:0.25] ; SKYLAKE-NEXT: orl %ecx, %eax # sched: [1:0.25]
; SKYLAKE-NEXT: retq # sched: [7:1.00] ; SKYLAKE-NEXT: retq # sched: [7:1.00]
; ;
; BTVER2-LABEL: test_ctpop_i32: ; BTVER2-LABEL: test_ctpop_i32:
; BTVER2: # %bb.0: ; BTVER2: # %bb.0:
; BTVER2-NEXT: popcntl (%rsi), %ecx # sched: [4:1.00] ; BTVER2-NEXT: popcntl (%rsi), %ecx # sched: [4:1.00]
; BTVER2-NEXT: popcntl %edi, %eax # sched: [1:0.50] ; BTVER2-NEXT: popcntl %edi, %eax # sched: [1:0.50]
; BTVER2-NEXT: orl %ecx, %eax # sched: [1:0.50] ; BTVER2-NEXT: orl %ecx, %eax # sched: [1:0.50]
; BTVER2-NEXT: retq # sched: [4:1.00] ; BTVER2-NEXT: retq # sched: [4:1.00]
; ;
; ZNVER1-LABEL: test_ctpop_i32: ; ZNVER1-LABEL: test_ctpop_i32:
; ZNVER1: # %bb.0: ; ZNVER1: # %bb.0:
; ZNVER1-NEXT: popcntl (%rsi), %ecx # sched: [5:0.50] ; ZNVER1-NEXT: popcntl (%rsi), %ecx # sched: [5:0.50]
; ZNVER1-NEXT: popcntl %edi, %eax # sched: [1:0.25] ; ZNVER1-NEXT: popcntl %edi, %eax # sched: [1:0.25]
; ZNVER1-NEXT: orl %ecx, %eax # sched: [1:0.25] ; ZNVER1-NEXT: orl %ecx, %eax # sched: [1:0.25]
; ZNVER1-NEXT: retq # sched: [1:0.50] ; ZNVER1-NEXT: retq # sched: [1:0.50]
%1 = load i32, i32 *%a1 %1 = load i32, i32 *%a1
%2 = tail call i32 @llvm.ctpop.i32( i32 %1 ) %2 = tail call i32 @llvm.ctpop.i32( i32 %1 )
%3 = tail call i32 @llvm.ctpop.i32( i32 %a0 ) %3 = tail call i32 @llvm.ctpop.i32( i32 %a0 )
%4 = or i32 %2, %3 %4 = or i32 %2, %3
ret i32 %4 ret i32 %4
} }
declare i32 @llvm.ctpop.i32(i32) declare i32 @llvm.ctpop.i32(i32)
define i64 @test_ctpop_i64(i64 %a0, i64 *%a1) { define i64 @test_ctpop_i64(i64 %a0, i64 *%a1) {
; GENERIC-LABEL: test_ctpop_i64: ; GENERIC-LABEL: test_ctpop_i64:
; GENERIC: # %bb.0: ; GENERIC: # %bb.0:
; GENERIC-NEXT: popcntq (%rsi), %rcx # sched: [9:1.00] ; GENERIC-NEXT: popcntq (%rsi), %rcx # sched: [9:1.00]
; GENERIC-NEXT: popcntq %rdi, %rax # sched: [3:1.00] ; GENERIC-NEXT: popcntq %rdi, %rax # sched: [3:1.00]
; GENERIC-NEXT: orq %rcx, %rax # sched: [1:0.33] ; GENERIC-NEXT: orq %rcx, %rax # sched: [1:0.33]
; GENERIC-NEXT: retq # sched: [1:1.00] ; GENERIC-NEXT: retq # sched: [1:1.00]
; ;
; SLM-LABEL: test_ctpop_i64: ; SLM-LABEL: test_ctpop_i64:
; SLM: # %bb.0: ; SLM: # %bb.0:
; SLM-NEXT: popcntq (%rsi), %rcx # sched: [6:1.00] ; SLM-NEXT: popcntq (%rsi), %rcx # sched: [6:1.00]
; SLM-NEXT: popcntq %rdi, %rax # sched: [3:1.00] ; SLM-NEXT: popcntq %rdi, %rax # sched: [3:1.00]
; SLM-NEXT: orq %rcx, %rax # sched: [1:0.50] ; SLM-NEXT: orq %rcx, %rax # sched: [1:0.50]
; SLM-NEXT: retq # sched: [4:1.00] ; SLM-NEXT: retq # sched: [4:1.00]
; ;
; SANDY-LABEL: test_ctpop_i64: ; SANDY-LABEL: test_ctpop_i64:
; SANDY: # %bb.0: ; SANDY: # %bb.0:
; SANDY-NEXT: popcntq (%rsi), %rcx # sched: [9:1.00] ; SANDY-NEXT: popcntq (%rsi), %rcx # sched: [9:1.00]
; SANDY-NEXT: popcntq %rdi, %rax # sched: [3:1.00] ; SANDY-NEXT: popcntq %rdi, %rax # sched: [3:1.00]
; SANDY-NEXT: orq %rcx, %rax # sched: [1:0.33] ; SANDY-NEXT: orq %rcx, %rax # sched: [1:0.33]
; SANDY-NEXT: retq # sched: [1:1.00] ; SANDY-NEXT: retq # sched: [1:1.00]
; ;
; HASWELL-LABEL: test_ctpop_i64: ; HASWELL-LABEL: test_ctpop_i64:
; HASWELL: # %bb.0: ; HASWELL: # %bb.0:
; HASWELL-NEXT: popcntq (%rsi), %rcx # sched: [8:1.00] ; HASWELL-NEXT: popcntq (%rsi), %rcx # sched: [8:1.00]
; HASWELL-NEXT: popcntq %rdi, %rax # sched: [3:1.00] ; HASWELL-NEXT: popcntq %rdi, %rax # sched: [3:1.00]
; HASWELL-NEXT: orq %rcx, %rax # sched: [1:0.25] ; HASWELL-NEXT: orq %rcx, %rax # sched: [1:0.25]
; HASWELL-NEXT: retq # sched: [7:1.00] ; HASWELL-NEXT: retq # sched: [7:1.00]
; ;
; BROADWELL-LABEL: test_ctpop_i64: ; BROADWELL-LABEL: test_ctpop_i64:
; BROADWELL: # %bb.0: ; BROADWELL: # %bb.0:
; BROADWELL-NEXT: popcntq (%rsi), %rcx # sched: [8:1.00] ; BROADWELL-NEXT: popcntq (%rsi), %rcx # sched: [8:1.00]
; BROADWELL-NEXT: popcntq %rdi, %rax # sched: [3:1.00] ; BROADWELL-NEXT: popcntq %rdi, %rax # sched: [3:1.00]
; BROADWELL-NEXT: orq %rcx, %rax # sched: [1:0.25] ; BROADWELL-NEXT: orq %rcx, %rax # sched: [1:0.25]
; BROADWELL-NEXT: retq # sched: [7:1.00] ; BROADWELL-NEXT: retq # sched: [7:1.00]
; ;
; SKYLAKE-LABEL: test_ctpop_i64: ; SKYLAKE-LABEL: test_ctpop_i64:
; SKYLAKE: # %bb.0: ; SKYLAKE: # %bb.0:
; SKYLAKE-NEXT: popcntq (%rsi), %rcx # sched: [8:1.00] ; SKYLAKE-NEXT: popcntq (%rsi), %rcx # sched: [8:1.00]
; SKYLAKE-NEXT: popcntq %rdi, %rax # sched: [3:1.00] ; SKYLAKE-NEXT: popcntq %rdi, %rax # sched: [3:1.00]
; SKYLAKE-NEXT: orq %rcx, %rax # sched: [1:0.25] ; SKYLAKE-NEXT: orq %rcx, %rax # sched: [1:0.25]
; SKYLAKE-NEXT: retq # sched: [7:1.00] ; SKYLAKE-NEXT: retq # sched: [7:1.00]
; ;
; BTVER2-LABEL: test_ctpop_i64: ; BTVER2-LABEL: test_ctpop_i64:
; BTVER2: # %bb.0: ; BTVER2: # %bb.0:
; BTVER2-NEXT: popcntq (%rsi), %rcx # sched: [4:1.00] ; BTVER2-NEXT: popcntq (%rsi), %rcx # sched: [4:1.00]
; BTVER2-NEXT: popcntq %rdi, %rax # sched: [1:0.50] ; BTVER2-NEXT: popcntq %rdi, %rax # sched: [1:0.50]
; BTVER2-NEXT: orq %rcx, %rax # sched: [1:0.50] ; BTVER2-NEXT: orq %rcx, %rax # sched: [1:0.50]
; BTVER2-NEXT: retq # sched: [4:1.00] ; BTVER2-NEXT: retq # sched: [4:1.00]
; ;
; ZNVER1-LABEL: test_ctpop_i64: ; ZNVER1-LABEL: test_ctpop_i64:
; ZNVER1: # %bb.0: ; ZNVER1: # %bb.0:
; ZNVER1-NEXT: popcntq (%rsi), %rcx # sched: [5:0.50] ; ZNVER1-NEXT: popcntq (%rsi), %rcx # sched: [5:0.50]
; ZNVER1-NEXT: popcntq %rdi, %rax # sched: [1:0.25] ; ZNVER1-NEXT: popcntq %rdi, %rax # sched: [1:0.25]
; ZNVER1-NEXT: orq %rcx, %rax # sched: [1:0.25] ; ZNVER1-NEXT: orq %rcx, %rax # sched: [1:0.25]
; ZNVER1-NEXT: retq # sched: [1:0.50] ; ZNVER1-NEXT: retq # sched: [1:0.50]
%1 = load i64, i64 *%a1 %1 = load i64, i64 *%a1
%2 = tail call i64 @llvm.ctpop.i64( i64 %1 ) %2 = tail call i64 @llvm.ctpop.i64( i64 %1 )
%3 = tail call i64 @llvm.ctpop.i64( i64 %a0 ) %3 = tail call i64 @llvm.ctpop.i64( i64 %a0 )
%4 = or i64 %2, %3 %4 = or i64 %2, %3
ret i64 %4 ret i64 %4
} }
declare i64 @llvm.ctpop.i64(i64) declare i64 @llvm.ctpop.i64(i64)

34394
llvm/test/CodeGen/X86/schedule-x86_64.ll
View File

File diff suppressed because it is too large Load Diff