OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity

[gn build] (manually) port 410626c9b5

This commit is contained in:
Nico Weber 2020-11-12 18:21:22 -05:00
parent 796880288a
commit fa9f41330d
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
llvm/utils/gn/secondary/llvm/include/llvm/IR/BUILD.gn
View File

@ -127,6 +127,16 @@ tablegen("IntrinsicsS390") {
td_file = "Intrinsics.td" td_file = "Intrinsics.td"
} }
tablegen("IntrinsicsVE") {
visibility = [ ":public_tablegen" ]
output_name = "IntrinsicsVE.h"
args = [
"-gen-intrinsic-enums",
"-intrinsic-prefix=ve",
]
td_file = "Intrinsics.td"
}
tablegen("IntrinsicsWebAssembly") { tablegen("IntrinsicsWebAssembly") {
visibility = [ ":public_tablegen" ] visibility = [ ":public_tablegen" ]
output_name = "IntrinsicsWebAssembly.h" output_name = "IntrinsicsWebAssembly.h"
@ -182,6 +192,7 @@ group("public_tablegen") {
":IntrinsicsR600", ":IntrinsicsR600",
":IntrinsicsRISCV", ":IntrinsicsRISCV",
":IntrinsicsS390", ":IntrinsicsS390",
":IntrinsicsVE",
":IntrinsicsWebAssembly", ":IntrinsicsWebAssembly",
":IntrinsicsX86", ":IntrinsicsX86",
":IntrinsicsXCore", ":IntrinsicsXCore",