Stanislav Mekhanoshin
|
37878de503
|
Disable use of SCC bit from asm
Differential Revision: https://reviews.llvm.org/D100069
|
2021-04-07 15:32:17 -07:00 |
Dmitry Preobrazhensky
|
cd953434f2
|
[AMDGPU][MC][GFX10][GFX90A] Corrected _e32/_e64 suffices
Fixed bugs https://bugs.llvm.org//show_bug.cgi?id=49643, https://bugs.llvm.org//show_bug.cgi?id=49644, https://bugs.llvm.org//show_bug.cgi?id=49645.
Differential Revision: https://reviews.llvm.org/D99413
|
2021-04-01 14:21:00 +03:00 |
Stanislav Mekhanoshin
|
961e4384f4
|
[AMDGPU] Support SCC on buffer atomics
Differential Revision: https://reviews.llvm.org/D98731
|
2021-03-18 09:56:14 -07:00 |
Stanislav Mekhanoshin
|
9931b1f7a4
|
[AMDGPU] Disable SCC bit on fp atomics
Differential Revision: https://reviews.llvm.org/D98221
|
2021-03-10 12:36:09 -08:00 |
Dmitry Preobrazhensky
|
28f164bca7
|
[AMDGPU][MC][GFX9+] Corrected encoding of op_sel_hi for unused operands in VOP3P
Corrected encoding of VOP3P op_sel_hi for unused operands. See bug 49363.
Differential Revision: https://reviews.llvm.org/D97689
|
2021-03-02 13:02:25 +03:00 |
Stanislav Mekhanoshin
|
a8d9d50762
|
[AMDGPU] gfx90a support
Differential Revision: https://reviews.llvm.org/D96906
|
2021-02-17 16:01:32 -08:00 |