OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
427,193 Commits 32 Branches 0 Tags 2.2 GiB
Commit Graph

1 Commits

Author SHA1 Message Date
Zi Xuan Wu 27c18558e6 [CSKY] Add missing codegen pattern for 16-bit instruction 
In generic cpu model, there are only low 16 registers and little 32-bit instruction. CK801 is the cpu
family with least basic features like generic model.

Add test run and check for generic cpu model in original test case to cover basic LLVM IR functionality.
 2022-03-29 16:05:30 +08:00