Konstantin Zhuravlyov
|
f86e4b7266
|
[AMDGPU] Add f16 support (VI+)
Differential Revision: https://reviews.llvm.org/D25975
llvm-svn: 286753
|
2016-11-13 07:01:11 +00:00 |
Tom Stellard
|
115a61560e
|
AMDGPU: Add VI i16 support
Patch By: Wei Ding
Differential Revision: https://reviews.llvm.org/D18049
llvm-svn: 286464
|
2016-11-10 16:02:37 +00:00 |
Tom Stellard
|
2d2d33f1dc
|
Revert "AMDGPU: Add VI i16 support"
This reverts commit r285939 and r285948. These broke some conformance tests.
llvm-svn: 285995
|
2016-11-04 13:06:34 +00:00 |
Tom Stellard
|
2b3379cdff
|
AMDGPU: Add VI i16 support
Patch By: Wei Ding
Differential Revision: https://reviews.llvm.org/D18049
llvm-svn: 285939
|
2016-11-03 17:13:50 +00:00 |
Sam Kolton
|
a3ec5c10e2
|
[AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx to AMDGPUBaseInfo.h
Reviewers: artem.tamazov, tstellarAMD
Subscribers: arsenm, kzhuravl, wdng, nhaehnle, yaxunl, tony-tye
Differential Revision: https://reviews.llvm.org/D25084
llvm-svn: 283560
|
2016-10-07 14:46:06 +00:00 |
Valery Pykhtin
|
355103f6c0
|
[AMDGPU] Refactor VOP1 and VOP2 instruction TD definitions
Differential revision: https://reviews.llvm.org/D24738
llvm-svn: 282234
|
2016-09-23 09:08:07 +00:00 |