OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
386,109 Commits 31 Branches 0 Tags 2.2 GiB
Commit Graph

4 Commits

Author SHA1 Message Date
Fangrui Song 879760c245 [VE] Fix types of multiclass template arguments in TableGen files 
There were not properly checked before `[TableGen] Improve handling of template arguments`.
 2021-03-20 10:36:51 -07:00
Simon Moll d1b606f897 [VE] Extract & insert vector element isel 
Isel and tests for extract_vector_elt and insert_vector_elt.

Reviewed By: kaz7

Differential Revision: https://reviews.llvm.org/D93687
 2021-01-08 11:46:59 +01:00
Simon Moll b955c7e630 [VE] VE Vector Predicated SDNode, vector add isel and tests 
VE Vector Predicated (VVP) SDNodes form an intermediate layer between VE
vector instructions and the initial SDNodes.

We introduce 'vvp_add' with isel and tests as the first of these VVP
nodes. VVP nodes have a mask and explicit vector length operand, which
we will make proper use of later.

Reviewed By: kaz7

Differential Revision: https://reviews.llvm.org/D91802
 2020-11-23 17:17:07 +01:00
Simon Moll ffe6c97f6b [VE] VEC_BROADCAST, lowering and isel 
This defines the vec_broadcast SDNode along with lowering and isel code.
We also remove unused type mappings for the vector register classes (all vector MVTs that are not used in the ISA go).

We will implement support for short vectors later by intercepting nodes with illegal vector EVTs before LLVM has had a chance to widen them.

Reviewed By: kaz7

Differential Revision: https://reviews.llvm.org/D91646
 2020-11-19 09:44:56 +01:00