OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
397,002 Commits 31 Branches 0 Tags 2.2 GiB
Commit Graph

4 Commits

Author SHA1 Message Date
Hsiangkai Wang 282aca10ae [RISCV] Update the version number to v0.10 for vector. 
v0.10 is tagged in V specification. Update the version to v0.10.

Differential Revision: https://reviews.llvm.org/D95680
 2021-01-30 07:20:05 +08:00
Hsiangkai Wang f19849a07b [RISCV] Update V extension to v1.0-draft 08a0b464. 
Differential Revision: https://reviews.llvm.org/D94583
 2021-01-26 12:02:43 +08:00
Simon Cook a7c1239f37 [RISCV] Add attribute support for all supported extensions 
This adds support for ".attribute arch" for all extensions that are
currently supported by the compiler.

Differential Revision: https://reviews.llvm.org/D94931
 2021-01-25 08:58:53 +00:00
Kai Wang 581ba35291 [RISCV] ELF attribute section for RISC-V. 
Leverage ARM ELF build attribute section to create ELF attribute section
for RISC-V. Extract the common part of parsing logic for this section
into ELFAttributeParser.[cpp|h] and ELFAttributes.[cpp|h].

Differential Revision: https://reviews.llvm.org/D74023
 2020-03-31 16:16:19 +08:00