Matt Arsenault
7aad8fd8f4
Enable FeatureFlatForGlobal on Volcanic Islands
...
This switches to the workaround that HSA defaults to
for the mesa path.
This should be applied to the 4.0 branch.
Patch by Vedran Miletić <vedran@miletic.net>
llvm-svn: 292982
2017-01-24 22:02:15 +00:00
Matt Arsenault
327188aa15
AMDGPU: Select branch on undef to uniform scc branch
...
llvm-svn: 289877
2016-12-15 21:57:11 +00:00
Tom Stellard
115a61560e
AMDGPU: Add VI i16 support
...
Patch By: Wei Ding
Differential Revision: https://reviews.llvm.org/D18049
llvm-svn: 286464
2016-11-10 16:02:37 +00:00
Matt Arsenault
f530e8b3f0
AMDGPU: Remove unnecessary and on conditional branch
...
The comment explaining why this was necessary is incorrect
in its description of v_cmp's behavior for inactive workitems.
llvm-svn: 286134
2016-11-07 19:09:33 +00:00
Tom Stellard
2d2d33f1dc
Revert "AMDGPU: Add VI i16 support"
...
This reverts commit r285939 and r285948. These broke some conformance tests.
llvm-svn: 285995
2016-11-04 13:06:34 +00:00
Tom Stellard
2b3379cdff
AMDGPU: Add VI i16 support
...
Patch By: Wei Ding
Differential Revision: https://reviews.llvm.org/D18049
llvm-svn: 285939
2016-11-03 17:13:50 +00:00
Matt Arsenault
8d1052f55c
DAGCombiner: Reduce 64-bit BFE pattern to pattern on 32-bit component
...
If the extracted bits are restricted to the upper half or lower half,
this can be truncated.
llvm-svn: 267024
2016-04-21 18:03:06 +00:00
Matt Arsenault
59b8b77405
AMDGPU: Set HasExtractBitInsn
...
This currently does not have the control over the bitwidth,
and there are missing optimizations to reduce the integer to
32-bit if it can be.
But in most situations we do want the sinking to occur.
llvm-svn: 262296
2016-03-01 04:58:17 +00:00