OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
297,703 Commits 31 Branches 0 Tags 2.2 GiB
Commit Graph

2 Commits

Author SHA1 Message Date
Mohammed Agabaria 20caee95e1 [X86] enable memory interleaving for X86\SLM arch. 
Differential Revision: https://reviews.llvm.org/D28547

llvm-svn: 293040
 2017-01-25 09:14:48 +00:00
Michael Kuperstein b2443ed62b [X86] Enable interleaved memory access by default 
This lets the loop vectorizer generate interleaved memory accesses on x86.

Differential Revision: https://reviews.llvm.org/D25350

llvm-svn: 284779
 2016-10-20 21:04:31 +00:00