OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
375,738 Commits 32 Branches 0 Tags 2.2 GiB
Commit Graph

160 Commits

Author SHA1 Message Date
Tim Northover 33b07d6725 GlobalISel: implement legalization pass, with just one transformation. 
This adds the actual MachineLegalizeHelper to do the work and a trivial pass
wrapper that legalizes all instructions in a MachineFunction. Currently the
only transformation supported is splitting up a vector G_ADD into one acting on
smaller vectors.

llvm-svn: 276461
 2016-07-22 20:03:43 +00:00
Tim Northover bd5054602e GlobalISel: implement alloca instruction 
llvm-svn: 276433
 2016-07-22 16:59:52 +00:00
Tim Northover 62ae568bbb GlobalISel: implement low-level type with just size & vector lanes. 
This should be all the low-level instruction selection needs to determine how
to implement an operation, with the remaining context taken from the opcode
(e.g. G_ADD vs G_FADD) or other flags not based on type (e.g. fast-math).

llvm-svn: 276158
 2016-07-20 19:09:30 +00:00
Quentin Colombet dd4b137364 [IRTranslator] Translate unconditional branches. 
llvm-svn: 263265
 2016-03-11 17:28:03 +00:00
Quentin Colombet f9b4934d1d [MachineIRBuilder] Rework buildInstr API to maximize code reuse. 
llvm-svn: 263264
 2016-03-11 17:27:58 +00:00
Quentin Colombet 000b580b13 [MachineIRBuilder] Rename the setter of MF for consistency with the getter. 
llvm-svn: 263262
 2016-03-11 17:27:51 +00:00
Quentin Colombet 91ebd71e26 [MachineIRBuilder] Rename the setter for MBB for consistency with the getter. 
llvm-svn: 263261
 2016-03-11 17:27:47 +00:00
Quentin Colombet 8fd6718700 [Target] Add a helper function to check if an opcode is invalid after isel. 
llvm-svn: 260590
 2016-02-11 21:16:56 +00:00
Quentin Colombet 74d7d2f00b [GlobalISel] Teach the IRTranslator how to lower returns. 
llvm-svn: 260562
 2016-02-11 18:53:28 +00:00
Quentin Colombet 2ad1f851a1 [GlobalISel] Add a MachineIRBuilder class. 
Helper class to build machine instrs. This is a higher abstraction
than MachineInstrBuilder.

llvm-svn: 260547
 2016-02-11 17:44:59 +00:00