OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
375,738 Commits 32 Branches 0 Tags 2.2 GiB
Commit Graph

3 Commits

Author SHA1 Message Date
Sanjay Patel 9ab23101a8 [DAGCombiner] sub X, 0/1 --> add X, 0/-1 
This extends the existing transform for:
add X, 0/1 --> sub X, 0/-1
...to allow the sibling subtraction fold.

This pattern could regress with the proposed change in D57401.

llvm-svn: 352680
 2019-01-30 22:41:35 +00:00
Sanjay Patel c6d261efdb [AArch64][x86] add tests for add/sub signbits fold; NFC 
As discussed/shown in D57401, we are missing a fold for
subtract of 0/1 --> add 0/-1.

llvm-svn: 352678
 2019-01-30 21:58:20 +00:00
Sanjay Patel 22dd34b0ec [AArch64] add tests for vector bool math; NFC 
llvm-svn: 352519
 2019-01-29 17:00:07 +00:00