442 lines
13 KiB
LLVM
442 lines
13 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=armv7-apple-ios -verify-machineinstrs | FileCheck %s -check-prefixes=ARM
|
|
; RUN: llc < %s -mtriple=armv7-apple-ios -O0 | FileCheck %s -check-prefix=ARMOPTNONE
|
|
; RUN: llc < %s -mtriple=thumbv7-apple-ios -verify-machineinstrs | FileCheck %s -check-prefix=THUMBTWO
|
|
; RUN: llc < %s -mtriple=thumbv6 | FileCheck %s -check-prefix=THUMBONE
|
|
; RUN: llc < %s -mtriple=armv4 | FileCheck %s -check-prefix=ARMV4
|
|
; RUN: llc < %s -mtriple=armv6 | FileCheck %s -check-prefix=ARMV6
|
|
; RUN: llc < %s -mtriple=thumbv7m | FileCheck %s -check-prefix=THUMBM
|
|
|
|
define void @test1(i32* %ptr, i32 %val1) {
|
|
; ARM-LABEL: test1:
|
|
; ARM: @ %bb.0:
|
|
; ARM-NEXT: dmb ish
|
|
; ARM-NEXT: str r1, [r0]
|
|
; ARM-NEXT: dmb ish
|
|
; ARM-NEXT: bx lr
|
|
;
|
|
; ARMOPTNONE-LABEL: test1:
|
|
; ARMOPTNONE: @ %bb.0:
|
|
; ARMOPTNONE-NEXT: dmb ish
|
|
; ARMOPTNONE-NEXT: str r1, [r0]
|
|
; ARMOPTNONE-NEXT: dmb ish
|
|
; ARMOPTNONE-NEXT: bx lr
|
|
;
|
|
; THUMBTWO-LABEL: test1:
|
|
; THUMBTWO: @ %bb.0:
|
|
; THUMBTWO-NEXT: dmb ish
|
|
; THUMBTWO-NEXT: str r1, [r0]
|
|
; THUMBTWO-NEXT: dmb ish
|
|
; THUMBTWO-NEXT: bx lr
|
|
;
|
|
; THUMBONE-LABEL: test1:
|
|
; THUMBONE: @ %bb.0:
|
|
; THUMBONE-NEXT: push {r7, lr}
|
|
; THUMBONE-NEXT: bl __sync_lock_test_and_set_4
|
|
; THUMBONE-NEXT: pop {r7, pc}
|
|
;
|
|
; ARMV4-LABEL: test1:
|
|
; ARMV4: @ %bb.0:
|
|
; ARMV4-NEXT: push {r11, lr}
|
|
; ARMV4-NEXT: mov r2, #5
|
|
; ARMV4-NEXT: bl __atomic_store_4
|
|
; ARMV4-NEXT: pop {r11, lr}
|
|
; ARMV4-NEXT: mov pc, lr
|
|
;
|
|
; ARMV6-LABEL: test1:
|
|
; ARMV6: @ %bb.0:
|
|
; ARMV6-NEXT: mov r2, #0
|
|
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
|
|
; ARMV6-NEXT: str r1, [r0]
|
|
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
|
|
; ARMV6-NEXT: bx lr
|
|
;
|
|
; THUMBM-LABEL: test1:
|
|
; THUMBM: @ %bb.0:
|
|
; THUMBM-NEXT: dmb sy
|
|
; THUMBM-NEXT: str r1, [r0]
|
|
; THUMBM-NEXT: dmb sy
|
|
; THUMBM-NEXT: bx lr
|
|
store atomic i32 %val1, i32* %ptr seq_cst, align 4
|
|
ret void
|
|
}
|
|
|
|
define i32 @test2(i32* %ptr) {
|
|
; ARM-LABEL: test2:
|
|
; ARM: @ %bb.0:
|
|
; ARM-NEXT: ldr r0, [r0]
|
|
; ARM-NEXT: dmb ish
|
|
; ARM-NEXT: bx lr
|
|
;
|
|
; ARMOPTNONE-LABEL: test2:
|
|
; ARMOPTNONE: @ %bb.0:
|
|
; ARMOPTNONE-NEXT: ldr r0, [r0]
|
|
; ARMOPTNONE-NEXT: dmb ish
|
|
; ARMOPTNONE-NEXT: bx lr
|
|
;
|
|
; THUMBTWO-LABEL: test2:
|
|
; THUMBTWO: @ %bb.0:
|
|
; THUMBTWO-NEXT: ldr r0, [r0]
|
|
; THUMBTWO-NEXT: dmb ish
|
|
; THUMBTWO-NEXT: bx lr
|
|
;
|
|
; THUMBONE-LABEL: test2:
|
|
; THUMBONE: @ %bb.0:
|
|
; THUMBONE-NEXT: push {r7, lr}
|
|
; THUMBONE-NEXT: movs r1, #0
|
|
; THUMBONE-NEXT: mov r2, r1
|
|
; THUMBONE-NEXT: bl __sync_val_compare_and_swap_4
|
|
; THUMBONE-NEXT: pop {r7, pc}
|
|
;
|
|
; ARMV4-LABEL: test2:
|
|
; ARMV4: @ %bb.0:
|
|
; ARMV4-NEXT: push {r11, lr}
|
|
; ARMV4-NEXT: mov r1, #5
|
|
; ARMV4-NEXT: bl __atomic_load_4
|
|
; ARMV4-NEXT: pop {r11, lr}
|
|
; ARMV4-NEXT: mov pc, lr
|
|
;
|
|
; ARMV6-LABEL: test2:
|
|
; ARMV6: @ %bb.0:
|
|
; ARMV6-NEXT: ldr r0, [r0]
|
|
; ARMV6-NEXT: mov r1, #0
|
|
; ARMV6-NEXT: mcr p15, #0, r1, c7, c10, #5
|
|
; ARMV6-NEXT: bx lr
|
|
;
|
|
; THUMBM-LABEL: test2:
|
|
; THUMBM: @ %bb.0:
|
|
; THUMBM-NEXT: ldr r0, [r0]
|
|
; THUMBM-NEXT: dmb sy
|
|
; THUMBM-NEXT: bx lr
|
|
%val = load atomic i32, i32* %ptr seq_cst, align 4
|
|
ret i32 %val
|
|
}
|
|
|
|
define void @test3(i8* %ptr1, i8* %ptr2) {
|
|
; ARM-LABEL: test3:
|
|
; ARM: @ %bb.0:
|
|
; ARM-NEXT: ldrb r0, [r0]
|
|
; ARM-NEXT: strb r0, [r1]
|
|
; ARM-NEXT: bx lr
|
|
;
|
|
; ARMOPTNONE-LABEL: test3:
|
|
; ARMOPTNONE: @ %bb.0:
|
|
; ARMOPTNONE-NEXT: ldrb r0, [r0]
|
|
; ARMOPTNONE-NEXT: strb r0, [r1]
|
|
; ARMOPTNONE-NEXT: bx lr
|
|
;
|
|
; THUMBTWO-LABEL: test3:
|
|
; THUMBTWO: @ %bb.0:
|
|
; THUMBTWO-NEXT: ldrb r0, [r0]
|
|
; THUMBTWO-NEXT: strb r0, [r1]
|
|
; THUMBTWO-NEXT: bx lr
|
|
;
|
|
; THUMBONE-LABEL: test3:
|
|
; THUMBONE: @ %bb.0:
|
|
; THUMBONE-NEXT: ldrb r0, [r0]
|
|
; THUMBONE-NEXT: strb r0, [r1]
|
|
; THUMBONE-NEXT: bx lr
|
|
;
|
|
; ARMV4-LABEL: test3:
|
|
; ARMV4: @ %bb.0:
|
|
; ARMV4-NEXT: push {r4, lr}
|
|
; ARMV4-NEXT: mov r4, r1
|
|
; ARMV4-NEXT: mov r1, #0
|
|
; ARMV4-NEXT: bl __atomic_load_1
|
|
; ARMV4-NEXT: mov r1, r0
|
|
; ARMV4-NEXT: mov r0, r4
|
|
; ARMV4-NEXT: mov r2, #0
|
|
; ARMV4-NEXT: bl __atomic_store_1
|
|
; ARMV4-NEXT: pop {r4, lr}
|
|
; ARMV4-NEXT: mov pc, lr
|
|
;
|
|
; ARMV6-LABEL: test3:
|
|
; ARMV6: @ %bb.0:
|
|
; ARMV6-NEXT: ldrb r0, [r0]
|
|
; ARMV6-NEXT: strb r0, [r1]
|
|
; ARMV6-NEXT: bx lr
|
|
;
|
|
; THUMBM-LABEL: test3:
|
|
; THUMBM: @ %bb.0:
|
|
; THUMBM-NEXT: ldrb r0, [r0]
|
|
; THUMBM-NEXT: strb r0, [r1]
|
|
; THUMBM-NEXT: bx lr
|
|
|
|
|
|
|
|
%val = load atomic i8, i8* %ptr1 unordered, align 1
|
|
store atomic i8 %val, i8* %ptr2 unordered, align 1
|
|
ret void
|
|
}
|
|
|
|
define void @test4(i8* %ptr1, i8* %ptr2) {
|
|
; ARM-LABEL: test4:
|
|
; ARM: @ %bb.0:
|
|
; ARM-NEXT: ldrb r0, [r0]
|
|
; ARM-NEXT: dmb ish
|
|
; ARM-NEXT: strb r0, [r1]
|
|
; ARM-NEXT: dmb ish
|
|
; ARM-NEXT: bx lr
|
|
;
|
|
; ARMOPTNONE-LABEL: test4:
|
|
; ARMOPTNONE: @ %bb.0:
|
|
; ARMOPTNONE-NEXT: ldrb r0, [r0]
|
|
; ARMOPTNONE-NEXT: dmb ish
|
|
; ARMOPTNONE-NEXT: dmb ish
|
|
; ARMOPTNONE-NEXT: strb r0, [r1]
|
|
; ARMOPTNONE-NEXT: dmb ish
|
|
; ARMOPTNONE-NEXT: bx lr
|
|
;
|
|
; THUMBTWO-LABEL: test4:
|
|
; THUMBTWO: @ %bb.0:
|
|
; THUMBTWO-NEXT: ldrb r0, [r0]
|
|
; THUMBTWO-NEXT: dmb ish
|
|
; THUMBTWO-NEXT: dmb ish
|
|
; THUMBTWO-NEXT: strb r0, [r1]
|
|
; THUMBTWO-NEXT: dmb ish
|
|
; THUMBTWO-NEXT: bx lr
|
|
;
|
|
; THUMBONE-LABEL: test4:
|
|
; THUMBONE: @ %bb.0:
|
|
; THUMBONE-NEXT: push {r4, lr}
|
|
; THUMBONE-NEXT: mov r4, r1
|
|
; THUMBONE-NEXT: movs r1, #0
|
|
; THUMBONE-NEXT: mov r2, r1
|
|
; THUMBONE-NEXT: bl __sync_val_compare_and_swap_1
|
|
; THUMBONE-NEXT: mov r1, r0
|
|
; THUMBONE-NEXT: mov r0, r4
|
|
; THUMBONE-NEXT: bl __sync_lock_test_and_set_1
|
|
; THUMBONE-NEXT: pop {r4, pc}
|
|
;
|
|
; ARMV4-LABEL: test4:
|
|
; ARMV4: @ %bb.0:
|
|
; ARMV4-NEXT: push {r4, lr}
|
|
; ARMV4-NEXT: mov r4, r1
|
|
; ARMV4-NEXT: mov r1, #5
|
|
; ARMV4-NEXT: bl __atomic_load_1
|
|
; ARMV4-NEXT: mov r1, r0
|
|
; ARMV4-NEXT: mov r0, r4
|
|
; ARMV4-NEXT: mov r2, #5
|
|
; ARMV4-NEXT: bl __atomic_store_1
|
|
; ARMV4-NEXT: pop {r4, lr}
|
|
; ARMV4-NEXT: mov pc, lr
|
|
;
|
|
; ARMV6-LABEL: test4:
|
|
; ARMV6: @ %bb.0:
|
|
; ARMV6-NEXT: mov r2, #0
|
|
; ARMV6-NEXT: ldrb r0, [r0]
|
|
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
|
|
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
|
|
; ARMV6-NEXT: strb r0, [r1]
|
|
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
|
|
; ARMV6-NEXT: bx lr
|
|
;
|
|
; THUMBM-LABEL: test4:
|
|
; THUMBM: @ %bb.0:
|
|
; THUMBM-NEXT: ldrb r0, [r0]
|
|
; THUMBM-NEXT: dmb sy
|
|
; THUMBM-NEXT: dmb sy
|
|
; THUMBM-NEXT: strb r0, [r1]
|
|
; THUMBM-NEXT: dmb sy
|
|
; THUMBM-NEXT: bx lr
|
|
%val = load atomic i8, i8* %ptr1 seq_cst, align 1
|
|
store atomic i8 %val, i8* %ptr2 seq_cst, align 1
|
|
ret void
|
|
}
|
|
|
|
define i64 @test_old_load_64bit(i64* %p) {
|
|
; ARM-LABEL: test_old_load_64bit:
|
|
; ARM: @ %bb.0:
|
|
; ARM-NEXT: ldrexd r0, r1, [r0]
|
|
; ARM-NEXT: clrex
|
|
; ARM-NEXT: dmb ish
|
|
; ARM-NEXT: bx lr
|
|
;
|
|
; ARMOPTNONE-LABEL: test_old_load_64bit:
|
|
; ARMOPTNONE: @ %bb.0:
|
|
; ARMOPTNONE-NEXT: ldrexd r2, r3, [r0]
|
|
; ARMOPTNONE-NEXT: mov r0, r2
|
|
; ARMOPTNONE-NEXT: mov r1, r3
|
|
; ARMOPTNONE-NEXT: clrex
|
|
; ARMOPTNONE-NEXT: dmb ish
|
|
; ARMOPTNONE-NEXT: bx lr
|
|
;
|
|
; THUMBTWO-LABEL: test_old_load_64bit:
|
|
; THUMBTWO: @ %bb.0:
|
|
; THUMBTWO-NEXT: ldrexd r0, r1, [r0]
|
|
; THUMBTWO-NEXT: clrex
|
|
; THUMBTWO-NEXT: dmb ish
|
|
; THUMBTWO-NEXT: bx lr
|
|
;
|
|
; THUMBONE-LABEL: test_old_load_64bit:
|
|
; THUMBONE: @ %bb.0:
|
|
; THUMBONE-NEXT: push {r7, lr}
|
|
; THUMBONE-NEXT: sub sp, #8
|
|
; THUMBONE-NEXT: movs r2, #0
|
|
; THUMBONE-NEXT: str r2, [sp]
|
|
; THUMBONE-NEXT: str r2, [sp, #4]
|
|
; THUMBONE-NEXT: mov r3, r2
|
|
; THUMBONE-NEXT: bl __sync_val_compare_and_swap_8
|
|
; THUMBONE-NEXT: add sp, #8
|
|
; THUMBONE-NEXT: pop {r7, pc}
|
|
;
|
|
; ARMV4-LABEL: test_old_load_64bit:
|
|
; ARMV4: @ %bb.0:
|
|
; ARMV4-NEXT: push {r11, lr}
|
|
; ARMV4-NEXT: mov r1, #5
|
|
; ARMV4-NEXT: bl __atomic_load_8
|
|
; ARMV4-NEXT: pop {r11, lr}
|
|
; ARMV4-NEXT: mov pc, lr
|
|
;
|
|
; ARMV6-LABEL: test_old_load_64bit:
|
|
; ARMV6: @ %bb.0:
|
|
; ARMV6-NEXT: ldrexd r0, r1, [r0]
|
|
; ARMV6-NEXT: mov r2, #0
|
|
; ARMV6-NEXT: mcr p15, #0, r2, c7, c10, #5
|
|
; ARMV6-NEXT: bx lr
|
|
;
|
|
; THUMBM-LABEL: test_old_load_64bit:
|
|
; THUMBM: @ %bb.0:
|
|
; THUMBM-NEXT: push {r7, lr}
|
|
; THUMBM-NEXT: movs r1, #5
|
|
; THUMBM-NEXT: bl __atomic_load_8
|
|
; THUMBM-NEXT: pop {r7, pc}
|
|
%1 = load atomic i64, i64* %p seq_cst, align 8
|
|
ret i64 %1
|
|
}
|
|
|
|
define void @test_old_store_64bit(i64* %p, i64 %v) {
|
|
; ARM-LABEL: test_old_store_64bit:
|
|
; ARM: @ %bb.0:
|
|
; ARM-NEXT: push {r4, r5, lr}
|
|
; ARM-NEXT: mov r3, r2
|
|
; ARM-NEXT: dmb ish
|
|
; ARM-NEXT: mov r2, r1
|
|
; ARM-NEXT: LBB5_1: @ %atomicrmw.start
|
|
; ARM-NEXT: @ =>This Inner Loop Header: Depth=1
|
|
; ARM-NEXT: ldrexd r4, r5, [r0]
|
|
; ARM-NEXT: strexd r1, r2, r3, [r0]
|
|
; ARM-NEXT: cmp r1, #0
|
|
; ARM-NEXT: bne LBB5_1
|
|
; ARM-NEXT: @ %bb.2: @ %atomicrmw.end
|
|
; ARM-NEXT: dmb ish
|
|
; ARM-NEXT: pop {r4, r5, pc}
|
|
;
|
|
; ARMOPTNONE-LABEL: test_old_store_64bit:
|
|
; ARMOPTNONE: @ %bb.0:
|
|
; ARMOPTNONE-NEXT: push {r4, r5, r7, lr}
|
|
; ARMOPTNONE-NEXT: add r7, sp, #8
|
|
; ARMOPTNONE-NEXT: push {r8, r10, r11}
|
|
; ARMOPTNONE-NEXT: sub sp, sp, #20
|
|
; ARMOPTNONE-NEXT: str r0, [sp] @ 4-byte Spill
|
|
; ARMOPTNONE-NEXT: str r2, [sp, #4] @ 4-byte Spill
|
|
; ARMOPTNONE-NEXT: str r1, [sp, #8] @ 4-byte Spill
|
|
; ARMOPTNONE-NEXT: dmb ish
|
|
; ARMOPTNONE-NEXT: ldr r1, [r0]
|
|
; ARMOPTNONE-NEXT: ldr r0, [r0, #4]
|
|
; ARMOPTNONE-NEXT: str r1, [sp, #12] @ 4-byte Spill
|
|
; ARMOPTNONE-NEXT: str r0, [sp, #16] @ 4-byte Spill
|
|
; ARMOPTNONE-NEXT: b LBB5_1
|
|
; ARMOPTNONE-NEXT: LBB5_1: @ %atomicrmw.start
|
|
; ARMOPTNONE-NEXT: @ =>This Loop Header: Depth=1
|
|
; ARMOPTNONE-NEXT: @ Child Loop BB5_2 Depth 2
|
|
; ARMOPTNONE-NEXT: ldr r1, [sp, #16] @ 4-byte Reload
|
|
; ARMOPTNONE-NEXT: ldr r2, [sp, #12] @ 4-byte Reload
|
|
; ARMOPTNONE-NEXT: ldr r3, [sp] @ 4-byte Reload
|
|
; ARMOPTNONE-NEXT: ldr r0, [sp, #4] @ 4-byte Reload
|
|
; ARMOPTNONE-NEXT: ldr r10, [sp, #8] @ 4-byte Reload
|
|
; ARMOPTNONE-NEXT: @ kill: def $r10 killed $r10 def $r10_r11
|
|
; ARMOPTNONE-NEXT: mov r11, r0
|
|
; ARMOPTNONE-NEXT: mov r8, r2
|
|
; ARMOPTNONE-NEXT: mov r9, r1
|
|
; ARMOPTNONE-NEXT: LBB5_2: @ %atomicrmw.start
|
|
; ARMOPTNONE-NEXT: @ Parent Loop BB5_1 Depth=1
|
|
; ARMOPTNONE-NEXT: @ => This Inner Loop Header: Depth=2
|
|
; ARMOPTNONE-NEXT: ldrexd r4, r5, [r3]
|
|
; ARMOPTNONE-NEXT: cmp r4, r8
|
|
; ARMOPTNONE-NEXT: cmpeq r5, r9
|
|
; ARMOPTNONE-NEXT: bne LBB5_4
|
|
; ARMOPTNONE-NEXT: @ %bb.3: @ %atomicrmw.start
|
|
; ARMOPTNONE-NEXT: @ in Loop: Header=BB5_2 Depth=2
|
|
; ARMOPTNONE-NEXT: strexd r0, r10, r11, [r3]
|
|
; ARMOPTNONE-NEXT: cmp r0, #0
|
|
; ARMOPTNONE-NEXT: bne LBB5_2
|
|
; ARMOPTNONE-NEXT: LBB5_4: @ %atomicrmw.start
|
|
; ARMOPTNONE-NEXT: @ in Loop: Header=BB5_1 Depth=1
|
|
; ARMOPTNONE-NEXT: mov r0, r5
|
|
; ARMOPTNONE-NEXT: eor r3, r0, r1
|
|
; ARMOPTNONE-NEXT: mov r1, r4
|
|
; ARMOPTNONE-NEXT: eor r2, r1, r2
|
|
; ARMOPTNONE-NEXT: orr r2, r2, r3
|
|
; ARMOPTNONE-NEXT: cmp r2, #0
|
|
; ARMOPTNONE-NEXT: str r1, [sp, #12] @ 4-byte Spill
|
|
; ARMOPTNONE-NEXT: str r0, [sp, #16] @ 4-byte Spill
|
|
; ARMOPTNONE-NEXT: bne LBB5_1
|
|
; ARMOPTNONE-NEXT: b LBB5_5
|
|
; ARMOPTNONE-NEXT: LBB5_5: @ %atomicrmw.end
|
|
; ARMOPTNONE-NEXT: dmb ish
|
|
; ARMOPTNONE-NEXT: sub sp, r7, #20
|
|
; ARMOPTNONE-NEXT: pop {r8, r10, r11}
|
|
; ARMOPTNONE-NEXT: pop {r4, r5, r7, pc}
|
|
;
|
|
; THUMBTWO-LABEL: test_old_store_64bit:
|
|
; THUMBTWO: @ %bb.0:
|
|
; THUMBTWO-NEXT: dmb ish
|
|
; THUMBTWO-NEXT: LBB5_1: @ %atomicrmw.start
|
|
; THUMBTWO-NEXT: @ =>This Inner Loop Header: Depth=1
|
|
; THUMBTWO-NEXT: ldrexd r3, r9, [r0]
|
|
; THUMBTWO-NEXT: strexd r3, r1, r2, [r0]
|
|
; THUMBTWO-NEXT: cmp r3, #0
|
|
; THUMBTWO-NEXT: bne LBB5_1
|
|
; THUMBTWO-NEXT: @ %bb.2: @ %atomicrmw.end
|
|
; THUMBTWO-NEXT: dmb ish
|
|
; THUMBTWO-NEXT: bx lr
|
|
;
|
|
; THUMBONE-LABEL: test_old_store_64bit:
|
|
; THUMBONE: @ %bb.0:
|
|
; THUMBONE-NEXT: push {r7, lr}
|
|
; THUMBONE-NEXT: bl __sync_lock_test_and_set_8
|
|
; THUMBONE-NEXT: pop {r7, pc}
|
|
;
|
|
; ARMV4-LABEL: test_old_store_64bit:
|
|
; ARMV4: @ %bb.0:
|
|
; ARMV4-NEXT: push {r11, lr}
|
|
; ARMV4-NEXT: sub sp, sp, #8
|
|
; ARMV4-NEXT: mov r1, #5
|
|
; ARMV4-NEXT: str r1, [sp]
|
|
; ARMV4-NEXT: bl __atomic_store_8
|
|
; ARMV4-NEXT: add sp, sp, #8
|
|
; ARMV4-NEXT: pop {r11, lr}
|
|
; ARMV4-NEXT: mov pc, lr
|
|
;
|
|
; ARMV6-LABEL: test_old_store_64bit:
|
|
; ARMV6: @ %bb.0:
|
|
; ARMV6-NEXT: push {r4, r5, r11, lr}
|
|
; ARMV6-NEXT: @ kill: def $r3 killed $r3 killed $r2_r3 def $r2_r3
|
|
; ARMV6-NEXT: mov r1, #0
|
|
; ARMV6-NEXT: @ kill: def $r2 killed $r2 killed $r2_r3 def $r2_r3
|
|
; ARMV6-NEXT: mcr p15, #0, r1, c7, c10, #5
|
|
; ARMV6-NEXT: .LBB5_1: @ %atomicrmw.start
|
|
; ARMV6-NEXT: @ =>This Inner Loop Header: Depth=1
|
|
; ARMV6-NEXT: ldrexd r4, r5, [r0]
|
|
; ARMV6-NEXT: strexd r1, r2, r3, [r0]
|
|
; ARMV6-NEXT: cmp r1, #0
|
|
; ARMV6-NEXT: bne .LBB5_1
|
|
; ARMV6-NEXT: @ %bb.2: @ %atomicrmw.end
|
|
; ARMV6-NEXT: mov r0, #0
|
|
; ARMV6-NEXT: mcr p15, #0, r0, c7, c10, #5
|
|
; ARMV6-NEXT: pop {r4, r5, r11, pc}
|
|
;
|
|
; THUMBM-LABEL: test_old_store_64bit:
|
|
; THUMBM: @ %bb.0:
|
|
; THUMBM-NEXT: push {r7, lr}
|
|
; THUMBM-NEXT: sub sp, #8
|
|
; THUMBM-NEXT: movs r1, #5
|
|
; THUMBM-NEXT: str r1, [sp]
|
|
; THUMBM-NEXT: bl __atomic_store_8
|
|
; THUMBM-NEXT: add sp, #8
|
|
; THUMBM-NEXT: pop {r7, pc}
|
|
store atomic i64 %v, i64* %p seq_cst, align 8
|
|
ret void
|
|
}
|