OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen/PowerPC/select.ll

316 lines
8.2 KiB
LLVM
Raw Blame History

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -ppc-asm-full-reg-names -verify-machineinstrs \
; RUN: -mtriple=powerpc64le-linux-gnu < %s | FileCheck \
; RUN: -check-prefix=CHECK-LE %s
; RUN: llc -ppc-asm-full-reg-names -verify-machineinstrs \
; RUN: -mtriple=powerpc-linux-gnu < %s | FileCheck \
; RUN: -check-prefix=CHECK-32 %s
define i64 @f0(i64 %x) {
; CHECK-LE-LABEL: f0:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: li r4, 125
; CHECK-LE-NEXT: cmpdi r3, 0
; CHECK-LE-NEXT: li r3, -3
; CHECK-LE-NEXT: isellt r3, r3, r4
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f0:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: li r4, 125
; CHECK-32-NEXT: li r5, -3
; CHECK-32-NEXT: cmpwi r3, 0
; CHECK-32-NEXT: bc 12, lt, .LBB0_1
; CHECK-32-NEXT: b .LBB0_2
; CHECK-32-NEXT: .LBB0_1:
; CHECK-32-NEXT: addi r4, r5, 0
; CHECK-32-NEXT: .LBB0_2:
; CHECK-32-NEXT: srawi r3, r3, 31
; CHECK-32-NEXT: blr
%c = icmp slt i64 %x, 0
%r = select i1 %c, i64 -3, i64 125
ret i64 %r
}
define i64 @f1(i64 %x) {
; CHECK-LE-LABEL: f1:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: li r4, 512
; CHECK-LE-NEXT: cmpdi r3, 0
; CHECK-LE-NEXT: li r3, 64
; CHECK-LE-NEXT: isellt r3, r3, r4
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f1:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: li r4, 512
; CHECK-32-NEXT: cmpwi r3, 0
; CHECK-32-NEXT: li r3, 64
; CHECK-32-NEXT: bc 12, lt, .LBB1_1
; CHECK-32-NEXT: b .LBB1_2
; CHECK-32-NEXT: .LBB1_1:
; CHECK-32-NEXT: addi r4, r3, 0
; CHECK-32-NEXT: .LBB1_2:
; CHECK-32-NEXT: li r3, 0
; CHECK-32-NEXT: blr
%c = icmp slt i64 %x, 0
%r = select i1 %c, i64 64, i64 512
ret i64 %r
}
define i64 @f2(i64 %x) {
; CHECK-LE-LABEL: f2:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: li r4, 1024
; CHECK-LE-NEXT: cmpdi r3, 0
; CHECK-LE-NEXT: iseleq r3, 0, r4
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f2:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: or. r3, r4, r3
; CHECK-32-NEXT: li r3, 1024
; CHECK-32-NEXT: bc 12, eq, .LBB2_2
; CHECK-32-NEXT: # %bb.1:
; CHECK-32-NEXT: ori r4, r3, 0
; CHECK-32-NEXT: b .LBB2_3
; CHECK-32-NEXT: .LBB2_2:
; CHECK-32-NEXT: li r4, 0
; CHECK-32-NEXT: .LBB2_3:
; CHECK-32-NEXT: li r3, 0
; CHECK-32-NEXT: blr
%c = icmp eq i64 %x, 0
%r = select i1 %c, i64 0, i64 1024
ret i64 %r
}
define i64 @f3(i64 %x, i64 %y) {
; CHECK-LE-LABEL: f3:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: cmpldi r3, 0
; CHECK-LE-NEXT: iseleq r3, 0, r4
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f3:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: or. r3, r4, r3
; CHECK-32-NEXT: bc 12, eq, .LBB3_2
; CHECK-32-NEXT: # %bb.1:
; CHECK-32-NEXT: ori r3, r5, 0
; CHECK-32-NEXT: ori r4, r6, 0
; CHECK-32-NEXT: blr
; CHECK-32-NEXT: .LBB3_2:
; CHECK-32-NEXT: li r3, 0
; CHECK-32-NEXT: li r4, 0
; CHECK-32-NEXT: blr
%c = icmp eq i64 %x, 0
%r = select i1 %c, i64 0, i64 %y
ret i64 %r
}
define i64 @f4(i64 %x) {
; CHECK-LE-LABEL: f4:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: sradi r4, r3, 63
; CHECK-LE-NEXT: xor r3, r3, r4
; CHECK-LE-NEXT: sub r3, r4, r3
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f4:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: srawi r5, r3, 31
; CHECK-32-NEXT: xor r4, r4, r5
; CHECK-32-NEXT: xor r3, r3, r5
; CHECK-32-NEXT: subc r4, r5, r4
; CHECK-32-NEXT: subfe r3, r3, r5
; CHECK-32-NEXT: blr
%c = icmp sgt i64 %x, 0
%x.neg = sub i64 0, %x
%r = select i1 %c, i64 %x.neg, i64 %x
ret i64 %r
}
define i64 @f4_sge_0(i64 %x) {
; CHECK-LE-LABEL: f4_sge_0:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: neg r4, r3
; CHECK-LE-NEXT: cmpdi r3, -1
; CHECK-LE-NEXT: iselgt r3, r4, r3
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f4_sge_0:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: subfic r5, r4, 0
; CHECK-32-NEXT: subfze r6, r3
; CHECK-32-NEXT: cmpwi r3, -1
; CHECK-32-NEXT: bc 12, gt, .LBB5_1
; CHECK-32-NEXT: blr
; CHECK-32-NEXT: .LBB5_1:
; CHECK-32-NEXT: addi r3, r6, 0
; CHECK-32-NEXT: addi r4, r5, 0
; CHECK-32-NEXT: blr
%c = icmp sge i64 %x, 0
%x.neg = sub i64 0, %x
%r = select i1 %c, i64 %x.neg, i64 %x
ret i64 %r
}
define i64 @f4_slt_0(i64 %x) {
; CHECK-LE-LABEL: f4_slt_0:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: sradi r4, r3, 63
; CHECK-LE-NEXT: xor r3, r3, r4
; CHECK-LE-NEXT: sub r3, r4, r3
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f4_slt_0:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: srawi r5, r3, 31
; CHECK-32-NEXT: xor r4, r4, r5
; CHECK-32-NEXT: xor r3, r3, r5
; CHECK-32-NEXT: subc r4, r5, r4
; CHECK-32-NEXT: subfe r3, r3, r5
; CHECK-32-NEXT: blr
%c = icmp slt i64 %x, 0
%x.neg = sub i64 0, %x
%r = select i1 %c, i64 %x, i64 %x.neg
ret i64 %r
}
define i64 @f4_sle_0(i64 %x) {
; CHECK-LE-LABEL: f4_sle_0:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: neg r4, r3
; CHECK-LE-NEXT: cmpdi r3, 1
; CHECK-LE-NEXT: isellt r3, r3, r4
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f4_sle_0:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: cmplwi r3, 0
; CHECK-32-NEXT: cmpwi cr1, r3, 0
; CHECK-32-NEXT: crandc 4*cr5+lt, 4*cr1+lt, eq
; CHECK-32-NEXT: cmpwi cr1, r4, 0
; CHECK-32-NEXT: subfic r5, r4, 0
; CHECK-32-NEXT: crand 4*cr5+gt, eq, 4*cr1+eq
; CHECK-32-NEXT: cror 4*cr5+lt, 4*cr5+gt, 4*cr5+lt
; CHECK-32-NEXT: subfze r6, r3
; CHECK-32-NEXT: bclr 12, 4*cr5+lt, 0
; CHECK-32-NEXT: # %bb.1:
; CHECK-32-NEXT: ori r3, r6, 0
; CHECK-32-NEXT: ori r4, r5, 0
; CHECK-32-NEXT: blr
%c = icmp sle i64 %x, 0
%x.neg = sub i64 0, %x
%r = select i1 %c, i64 %x, i64 %x.neg
ret i64 %r
}
define i64 @f4_sgt_m1(i64 %x) {
; CHECK-LE-LABEL: f4_sgt_m1:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: sradi r4, r3, 63
; CHECK-LE-NEXT: xor r3, r3, r4
; CHECK-LE-NEXT: sub r3, r4, r3
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f4_sgt_m1:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: srawi r5, r3, 31
; CHECK-32-NEXT: xor r4, r4, r5
; CHECK-32-NEXT: xor r3, r3, r5
; CHECK-32-NEXT: subc r4, r5, r4
; CHECK-32-NEXT: subfe r3, r3, r5
; CHECK-32-NEXT: blr
%c = icmp sgt i64 %x, -1
%x.neg = sub i64 0, %x
%r = select i1 %c, i64 %x.neg, i64 %x
ret i64 %r
}
define i64 @f5(i64 %x, i64 %y) {
; CHECK-LE-LABEL: f5:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: li r5, 0
; CHECK-LE-NEXT: cmpldi r3, 0
; CHECK-LE-NEXT: iseleq r3, r4, r5
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f5:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: li r7, 0
; CHECK-32-NEXT: or. r3, r4, r3
; CHECK-32-NEXT: bc 12, eq, .LBB9_2
; CHECK-32-NEXT: # %bb.1:
; CHECK-32-NEXT: ori r3, r7, 0
; CHECK-32-NEXT: ori r4, r7, 0
; CHECK-32-NEXT: blr
; CHECK-32-NEXT: .LBB9_2:
; CHECK-32-NEXT: addi r3, r5, 0
; CHECK-32-NEXT: addi r4, r6, 0
; CHECK-32-NEXT: blr
%c = icmp eq i64 %x, 0
%r = select i1 %c, i64 %y, i64 0
ret i64 %r
}
define i32 @f5_i32(i32 %x, i32 %y) {
; CHECK-LE-LABEL: f5_i32:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: li r5, 0
; CHECK-LE-NEXT: cmplwi r3, 0
; CHECK-LE-NEXT: iseleq r3, r4, r5
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f5_i32:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: li r5, 0
; CHECK-32-NEXT: cmplwi r3, 0
; CHECK-32-NEXT: bc 12, eq, .LBB10_2
; CHECK-32-NEXT: # %bb.1:
; CHECK-32-NEXT: ori r3, r5, 0
; CHECK-32-NEXT: blr
; CHECK-32-NEXT: .LBB10_2:
; CHECK-32-NEXT: addi r3, r4, 0
; CHECK-32-NEXT: blr
%c = icmp eq i32 %x, 0
%r = select i1 %c, i32 %y, i32 0
ret i32 %r
}
define i64 @f6(i64 %x) {
; CHECK-LE-LABEL: f6:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: cntlzd r3, r3
; CHECK-LE-NEXT: rldicl r3, r3, 58, 63
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f6:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: or r3, r4, r3
; CHECK-32-NEXT: cntlzw r3, r3
; CHECK-32-NEXT: rlwinm r4, r3, 27, 31, 31
; CHECK-32-NEXT: li r3, 0
; CHECK-32-NEXT: blr
%c = icmp ne i64 %x, 0
%r = select i1 %c, i64 0, i64 1
ret i64 %r
}
define i32 @f6_i32(i32 %x) {
; CHECK-LE-LABEL: f6_i32:
; CHECK-LE: # %bb.0:
; CHECK-LE-NEXT: cntlzw r3, r3
; CHECK-LE-NEXT: srwi r3, r3, 5
; CHECK-LE-NEXT: blr
;
; CHECK-32-LABEL: f6_i32:
; CHECK-32: # %bb.0:
; CHECK-32-NEXT: cntlzw r3, r3
; CHECK-32-NEXT: rlwinm r3, r3, 27, 31, 31
; CHECK-32-NEXT: blr
%c = icmp ne i32 %x, 0
%r = select i1 %c, i32 0, i32 1
ret i32 %r
}
Reference in New Issue View Git Blame Copy Permalink