OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen/MIR/AArch64
History
Puyan Lotfi 14b6637edc [MIR-Canon] Adding ISA-Agnostic COPY Folding. 
Transforms the following:

    %vreg1234:gpr32 = COPY %42
    %vreg1235:gpr32 = COPY %vreg1234
    %vreg1236:gpr32 = COPY %vreg1235
    $w0 = COPY %vreg1236

into:

    $w0 = COPY %42

Assuming %42 is also a gpr32

llvm-svn: 330113
 		2018-04-16 09:03:03 +00:00
..
addrspace-memoperands.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
atomic-memoperands.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
cfi.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
expected-target-flag-name.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
generic-virtual-registers-error.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
generic-virtual-registers-with-regbank-error.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
intrinsics.mir [GISel]: Verify COPIES involving generic registers. 2018-02-09 01:27:23 +00:00
invalid-target-flag-name.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
invalid-target-memoperands.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
lit.local.cfg
…
mirCanonCopyCopyProp.mir [MIR-Canon] Adding ISA-Agnostic COPY Folding. 2018-04-16 09:03:03 +00:00
mirCanonIdempotent.mir [MIR-Canon] Improving performance by switching to named vregs. 2018-04-05 00:27:15 +00:00
multiple-lhs-operands.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
namedvregs.mir [MIR] Adding support for Named Virtual Registers in MIR. 2018-03-30 18:15:54 +00:00
print-parse-overloaded-intrinsics.mir [MIRParser] Accept overloaded intrinsic names w/o type suffixes 2018-02-28 23:51:49 +00:00
print-parse-verify-failedISel-property.mir [GlobalISel] Print/Parse FailedISel MachineFunction property 2018-02-28 17:55:45 +00:00
register-operand-bank.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
stack-object-local-offset.mir MIR: Serialize CaleeSavedInfo Restored flag 2017-09-28 18:52:14 +00:00
swp.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
target-flags.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
target-memoperands.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00