OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
David Green b37e92201c [ARM] Add predicated mla reduction patterns 
Similar to 8fa824d7a3 but this time for MLA patterns, this selects
predicated vmlav/vmlava/vmlalv/vmlava instructions from
vecreduce.add(select(p, mul(x, y), 0)) nodes.

Differential Revision: https://reviews.llvm.org/D84102
 		2020-07-23 21:47:59 +01:00
..
AArch64 [AArch64][GlobalISel] Add post-legalize combine for sext(trunc(sextload)) -> trunc/copy 2020-07-23 12:06:35 -07:00
AMDGPU AMDGPU: Fix failures from overflowing uint8_t number of operands 2020-07-23 15:39:33 -04:00
ARC
…
ARM [Thumb] set code alignment for 16-bit load from constant pool 2020-07-22 10:12:41 +01:00
AVR [AVR] Rewrite the function calling convention. 2020-06-23 21:36:18 +12:00
BPF [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
Generic [llc] (almost) remove `--print-machineinstrs` 2020-07-20 10:43:28 -07:00
Hexagon [llc] (almost) remove `--print-machineinstrs` 2020-07-20 10:43:28 -07:00
Inputs
…
Lanai
…
MIR [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
MSP430 [MSP430] Declare comparison LibCalls as returning i16 instead of i32 2020-06-30 11:04:22 +03:00
Mips [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
NVPTX [NVPTX] Fix for NVPTX module asm regression 2020-06-24 11:17:09 -07:00
PowerPC [PowerPC][Power10] Fix vins*vlx instructions to have i32 arguments. 2020-07-22 17:58:14 -05:00
RISCV [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
SPARC [llvm-readobj] Update tests because of changes in llvm-readobj behavior 2020-07-20 10:39:04 +01:00
SystemZ [SystemZ] Ensure -mno-vx disables any use of vector features 2020-07-23 15:34:59 +02:00
Thumb
…
Thumb2 [ARM] Add predicated mla reduction patterns 2020-07-23 21:47:59 +01:00
VE [VE] Support symbol with offset value 2020-07-01 23:55:27 +09:00
WebAssembly [WebAssembly] Autogenerate checks in simd-offset.ll 2020-07-22 10:12:26 -07:00
WinCFGuard
…
WinEH
…
X86 [IR] Add min/max/abs intrinsics 2020-07-23 20:56:19 +02:00
XCore
…