| .. |
|
AArch64
|
Improve ISel across lane float min/max reduction
|
2015-10-09 14:11:25 +00:00 |
|
AMDGPU
|
AMDGPU: Use explicit register size indirect pseudos
|
2015-10-07 00:42:51 +00:00 |
|
ARM
|
ARM: tweak WoA frame lowering
|
2015-10-09 03:19:03 +00:00 |
|
BPF
|
[bpf] Do not expand UNDEF SDNode during insn selection lowering
|
2015-10-08 18:52:40 +00:00 |
|
CPP
|
Fix CPP Backend for GEP API changes for opaque pointer types
|
2015-09-08 18:42:29 +00:00 |
|
Generic
|
Fix assert in X86 backend.
|
2015-10-09 20:10:14 +00:00 |
|
Hexagon
|
[Hexagon] Add an early if-conversion pass
|
2015-10-06 15:49:14 +00:00 |
|
Inputs
|
DI: Require subprogram definitions to be distinct
|
2015-08-28 20:26:49 +00:00 |
|
MIR
|
Fix PR 24724 - The implicit register verifier shouldn't assume certain operand
|
2015-09-10 14:04:34 +00:00 |
|
MSP430
|
…
|
|
|
Mips
|
[mips][microMIPS] Fix an issue with selecting sqrt instruction in LLVM backend
|
2015-10-06 15:17:25 +00:00 |
|
NVPTX
|
[NVPTX] Let NVPTX backend detect integer min and max patterns.
|
2015-08-26 23:22:02 +00:00 |
|
PowerPC
|
Vector element extraction without stack operations on Power 8
|
2015-10-09 11:12:18 +00:00 |
|
SPARC
|
Fix assert when emitting llvm.pow.f86.
|
2015-10-09 21:36:19 +00:00 |
|
SystemZ
|
[SystemZ] CodeGen/SystemZ/asm-18.ll run with -verify-machineinstrs
|
2015-10-10 07:20:23 +00:00 |
|
Thumb
|
[ARM] Modify codegen for memcpy intrinsic to prefer LDM/STM.
|
2015-10-05 14:49:54 +00:00 |
|
Thumb2
|
[ARM] Use correct half-precision functions in EABI mode
|
2015-10-07 16:58:49 +00:00 |
|
WebAssembly
|
[WebAssembly] Rename floating-point operators to match their spec names.
|
2015-10-09 17:50:00 +00:00 |
|
WinEH
|
[WinEH] Delete the old landingpad implementation of Windows EH
|
2015-10-09 23:34:53 +00:00 |
|
X86
|
[DAGCombiner] Improved FMA combine support for vectors
|
2015-10-11 19:48:12 +00:00 |
|
XCore
|
[opaque pointer type] Add textual IR support for explicit type parameter for global aliases
|
2015-09-11 03:22:04 +00:00 |
d45c88bbb5