OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
llvm-project/llvm/lib/Target/AArch64
History
Victor Campos 79f9c79aaf [AArch64][MC] Merge FeaturePMU into FeaturePerfMon 
FeaturePMU was created in AArch64 to accommodate one missing system
register, PMMIR_EL1, in commit ffcd7698ae.

However, the Performance Monitors extension already had a target
feature, which is called FeaturePerfMon. Therefore, FeaturePMU is
redundant.

This patch removes FeaturePMU and merges its contents into
FeaturePerfMon.

Reviewed By: dnsampaio

Differential Revision: https://reviews.llvm.org/D109246
 		2021-09-06 14:56:49 +01:00
..
AsmParser [AArch64][SME] Support NEON vector to GPR integer moves in streaming mode 2021-09-03 07:59:17 +00:00
Disassembler [AArch64][SME] Support NEON vector to GPR integer moves in streaming mode 2021-09-03 07:59:17 +00:00
GISel [AArch64][GlobalISel] Use ZExtValue for zext(xor) when invert tb(n)z 2021-09-06 11:12:07 +08:00
MCTargetDesc [AArch64][SME] Disable NEON in streaming mode 2021-08-16 07:56:48 +00:00
TargetInfo
…
Utils [AArch64][SVE] Add API for conversion between SVE predicate pattern and element number. NFC 2021-08-27 20:03:48 +08:00
AArch64.h [AArch64][GlobalISel] Create a new minimal combiner pass just for -O0. 2021-05-07 17:01:27 -07:00
AArch64.td [AArch64][MC] Merge FeaturePMU into FeaturePerfMon 2021-09-06 14:56:49 +01:00
AArch64A53Fix835769.cpp
…
AArch64A57FPLoadBalancing.cpp
…
AArch64AdvSIMDScalarPass.cpp
…
AArch64AsmPrinter.cpp [AArch64] Legalize MVT::i64x8 in DAG isel lowering 2021-07-31 09:51:28 +01:00
AArch64BranchTargets.cpp [AArch64] Fix for BTI landing pad insertion with PAC-RET+bkey. 2021-04-23 10:07:25 +02:00
AArch64CallingConvention.cpp [clang][AArch64] Correctly align HFA arguments when passed on the stack 2021-04-15 22:58:14 +01:00
AArch64CallingConvention.h
…
AArch64CallingConvention.td [AArch64] Replace unneeded CCAssignToRegWithShadow with CCAssignToReg 2021-08-21 16:33:29 -07:00
AArch64CleanupLocalDynamicTLSPass.cpp
…
AArch64CollectLOH.cpp [AArch64] Fix emitting an AdrpAddLdr LOH when there's a potential clobber of the 2021-03-01 13:52:57 -08:00
AArch64Combine.td [AArch64][GlobalISel] Add ptradd_immed_chain combine to post-legalizer combiner. 2021-08-11 13:59:23 -07:00
AArch64CompressJumpTables.cpp
…
AArch64CondBrTuning.cpp
…
AArch64ConditionOptimizer.cpp
…
AArch64ConditionalCompares.cpp
…
AArch64DeadRegisterDefinitionsPass.cpp
…
AArch64ExpandImm.cpp [AArch64] Fix some coding standard issues related to namespace llvm 2021-05-05 15:27:16 -07:00
AArch64ExpandImm.h
…
AArch64ExpandPseudoInsts.cpp [AArch64][SVE] Break false dependencies for inactive lanes of unary operations 2021-07-26 15:01:21 +00:00
AArch64FalkorHWPFFix.cpp
…
AArch64FastISel.cpp [AArch64] Optimize overflow checks for [s|u]mul.with.overflow.i32. 2021-07-12 15:30:42 -07:00
AArch64FrameLowering.cpp [AArch64] Remove an uneeded !NeedsWinCFI check. NFC 2021-09-05 21:02:56 -07:00
AArch64FrameLowering.h [NFC] Fix a few whitespace issues and typos. 2021-07-04 11:49:58 +01:00
AArch64GenRegisterBankInfo.def AArch64: support i128 cmpxchg in GlobalISel. 2021-05-14 10:41:38 +01:00
AArch64ISelDAGToDAG.cpp [AArch64] AArch64DAGToDAGISel::tryReadRegister/tryWriteRegister - don't dereference dyn_cast<> results. 2021-08-17 18:40:59 +01:00
AArch64ISelLowering.cpp [AArch64][sve] Prevent incorrect function call on fixed width vector 2021-09-06 14:25:03 +01:00
AArch64ISelLowering.h Revert "[AArch64] Implement target hook function to decide folding (mul (add x, c1), c2)" 2021-09-03 18:08:58 -07:00
AArch64InstrAtomics.td [AArch64] Fix i128 cmpxchg using ldxp/stxp. 2021-07-20 12:38:12 -07:00
AArch64InstrFormats.td [AArch64][SME] Support NEON vector to GPR integer moves in streaming mode 2021-09-03 07:59:17 +00:00
AArch64InstrGISel.td AArch64: support i128 cmpxchg in GlobalISel. 2021-05-14 10:41:38 +01:00
AArch64InstrInfo.cpp [InstrInfo] Use 64-bit immediates for analyzeCompare() (NFCI) 2021-08-30 19:46:04 +02:00
AArch64InstrInfo.h [InstrInfo] Use 64-bit immediates for analyzeCompare() (NFCI) 2021-08-30 19:46:04 +02:00
AArch64InstrInfo.td [AArch64][MC] Merge FeaturePMU into FeaturePerfMon 2021-09-06 14:56:49 +01:00
AArch64LoadStoreOptimizer.cpp AArch64: don't form indexed paired ops if base reg overlaps operands. 2021-08-20 11:39:38 +01:00
AArch64LowerHomogeneousPrologEpilog.cpp [CodeGen] Add missing includes (NFC) 2021-06-06 15:48:27 +02:00
AArch64MCInstLower.cpp [AArch64][ELF] Prefer to lower MC_GlobalAddress operands to .Lfoo$local 2021-05-07 09:44:26 -07:00
AArch64MCInstLower.h
…
AArch64MachineFunctionInfo.cpp [llvm] Rename StringRef _lower() method calls to _insensitive() 2021-06-25 00:22:01 +03:00
AArch64MachineFunctionInfo.h IR/AArch64/X86: add "swifttailcc" calling convention. 2021-05-17 10:48:34 +01:00
AArch64MacroFusion.cpp [AArch64] Fix some coding standard issues related to namespace llvm 2021-05-05 15:27:16 -07:00
AArch64MacroFusion.h [llvm] Add missing header guards (NFC) 2021-01-30 09:53:42 -08:00
AArch64PBQPRegAlloc.cpp [NFCI] Move DEBUG_TYPE definition below #includes 2021-05-30 17:31:01 +08:00
AArch64PBQPRegAlloc.h
…
AArch64PerfectShuffle.h
…
AArch64PfmCounters.td
…
AArch64PromoteConstant.cpp
…
AArch64RedundantCopyElimination.cpp
…
AArch64RegisterBanks.td AArch64: support i128 cmpxchg in GlobalISel. 2021-05-14 10:41:38 +01:00
AArch64RegisterInfo.cpp [AArch64][SME] Add load and store instructions 2021-07-16 10:11:10 +00:00
AArch64RegisterInfo.h Change materializeFrameBaseRegister() to return register 2021-01-22 15:51:06 -08:00
AArch64RegisterInfo.td [AArch64][SVE] NFC: Remove unused p0-p7 with element size predicates 2021-08-10 07:56:22 +00:00
AArch64SIMDInstrOpt.cpp
…
AArch64SLSHardening.cpp [ARM][AArch64] SLSHardening: make non-comdat thunks possible 2021-05-20 17:07:05 +02:00
AArch64SMEInstrInfo.td [AArch64][SME] Add zero instruction 2021-07-27 08:35:45 +00:00
AArch64SVEInstrInfo.td [AArch64] Generate SMOV in place of sext(fmov(...)) 2021-08-25 15:23:22 +01:00
AArch64SchedA53.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedA55.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedA57.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedA57WriteRes.td
…
AArch64SchedA64FX.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedCyclone.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedExynosM3.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedExynosM4.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedExynosM5.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedFalkor.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedFalkorDetails.td
…
AArch64SchedKryo.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedKryoDetails.td
…
AArch64SchedPredExynos.td
…
AArch64SchedPredicates.td
…
AArch64SchedTSV110.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedThunderX.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedThunderX2T99.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SchedThunderX3T110.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64Schedule.td [AArch64] Correct store ReadAdrBase operand 2021-08-23 21:07:55 +01:00
AArch64SelectionDAGInfo.cpp [AArch64][SVE] Add patterns to generate FMLA/FMLS/FNMLA/FNMLS/FMAD 2021-02-18 16:55:16 +00:00
AArch64SelectionDAGInfo.h [AArch64][SVE] Add patterns to generate FMLA/FMLS/FNMLA/FNMLS/FMAD 2021-02-18 16:55:16 +00:00
AArch64SpeculationHardening.cpp
…
AArch64StackTagging.cpp [hwasan] Support more complicated lifetimes. 2021-09-03 10:29:50 +01:00
AArch64StackTaggingPreRA.cpp [llvm][clang][NFC] updates inline licence info 2021-08-11 02:48:53 +00:00
AArch64StorePairSuppress.cpp
…
AArch64Subtarget.cpp [AArch64][SVE] Wire up vscale_range attribute to SVE min/max vector queries 2021-06-21 13:00:36 +01:00
AArch64Subtarget.h [AArch64][MC] Merge FeaturePMU into FeaturePerfMon 2021-09-06 14:56:49 +01:00
AArch64SystemOperands.td [AArch64][MC] Merge FeaturePMU into FeaturePerfMon 2021-09-06 14:56:49 +01:00
AArch64TargetMachine.cpp Fix typo in help text for -aarch64-enable-branch-targets. 2021-07-05 16:15:40 +01:00
AArch64TargetMachine.h
…
AArch64TargetObjectFile.cpp
…
AArch64TargetObjectFile.h
…
AArch64TargetTransformInfo.cpp [SVE] Fix the FP arithmetic instruction costs for SVE 2021-09-02 09:55:13 +01:00
AArch64TargetTransformInfo.h Recommit "[LoopVectorize][AArch64] Enable ordered reductions by default for AArch64" 2021-08-23 11:25:27 +01:00
CMakeLists.txt [AArch64][GlobalISel] Create a new minimal combiner pass just for -O0. 2021-05-07 17:01:27 -07:00
SMEInstrFormats.td [AArch64][SME] Add zero instruction 2021-07-27 08:35:45 +00:00
SVEInstrFormats.td [AArch64][SME] Support ptrue(s) in streaming mode 2021-08-11 07:49:36 +00:00
SVEIntrinsicOpts.cpp [llvm][clang][NFC] updates inline licence info 2021-08-11 02:48:53 +00:00