| .. |
|
AsmParser
|
Title: [RISCV] Add missing part of instruction vmsge {u}. VX Review By: craig.topper Differential Revision : https://reviews.llvm.org/D100115
|
2021-04-14 06:41:59 +08:00 |
|
Disassembler
|
[RISCV] Fix shared libs build
|
2021-02-09 06:14:25 -06:00 |
|
MCTargetDesc
|
[RISCV] Improve 64-bit integer constant materialization for more cases.
|
2021-04-02 10:18:08 -07:00 |
|
TargetInfo
|
llvmbuildectomy - replace llvm-build by plain cmake
|
2020-11-13 10:35:24 +01:00 |
|
CMakeLists.txt
|
[RISCV] Merge Utils library into MCTargetDesc
|
2021-01-14 11:47:30 -08:00 |
|
RISCV.h
|
[RISCV] Support clang -fpatchable-function-entry && GNU function attribute 'patchable_function_entry'
|
2021-03-16 10:02:35 -07:00 |
|
RISCV.td
|
[RISCV][NFC] Fix formatting
|
2021-04-09 14:41:09 +08:00 |
|
RISCVAsmPrinter.cpp
|
[RISCV] Support clang -fpatchable-function-entry && GNU function attribute 'patchable_function_entry'
|
2021-03-16 10:02:35 -07:00 |
|
RISCVCallLowering.cpp
|
[GlobalISel] Base implementation for sret demotion.
|
2021-01-06 10:30:50 +05:30 |
|
RISCVCallLowering.h
|
[GlobalISel] Base implementation for sret demotion.
|
2021-01-06 10:30:50 +05:30 |
|
RISCVCallingConv.td
|
…
|
|
|
RISCVCleanupVSETVLI.cpp
|
[RISCV] Optimize more redundant VSETVLIs
|
2021-04-02 10:04:07 +01:00 |
|
RISCVExpandAtomicPseudoInsts.cpp
|
[RISCV] Fix RISCVInstrInfo::getInstSizeInBytes for atomics pseudos
|
2020-07-15 10:50:55 +01:00 |
|
RISCVExpandPseudoInsts.cpp
|
[RISCV] Spilling for Zvlsseg registers.
|
2021-03-19 07:46:16 +08:00 |
|
RISCVFrameLowering.cpp
|
[RISCV] Fix missing emergency slots for scalable stack offsets
|
2021-04-20 09:59:41 +01:00 |
|
RISCVFrameLowering.h
|
[RISCV] Fix offset computation for RVV
|
2021-03-29 17:03:49 +00:00 |
|
RISCVISelDAGToDAG.cpp
|
[RISCV] Refactor an optimization of addition with immediate
|
2021-04-20 18:04:25 +08:00 |
|
RISCVISelDAGToDAG.h
|
[RISCV] Refactor an optimization of addition with immediate
|
2021-04-20 18:04:25 +08:00 |
|
RISCVISelLowering.cpp
|
[RISCV] Fix mistake in comment. NFC
|
2021-04-19 11:15:32 -07:00 |
|
RISCVISelLowering.h
|
[RISCV] Rename RISCVISD::GREVI(W)/GORCI(W) to RISCVISD::GREV(W)/GORC(W). Don't require second operand to be a constant.
|
2021-04-13 11:04:28 -07:00 |
|
RISCVInstrFormats.td
|
[RISCV] Share RVInstIShift and RVInstIShiftW instruction format classes with the B extension.
|
2021-04-15 11:08:28 -07:00 |
|
RISCVInstrFormatsC.td
|
…
|
|
|
RISCVInstrFormatsV.td
|
[RISCV] Add new vector instructions in v0.10.
|
2021-02-03 13:28:58 +08:00 |
|
RISCVInstrInfo.cpp
|
[RISCV] Fix missing emergency slots for scalable stack offsets
|
2021-04-20 09:59:41 +01:00 |
|
RISCVInstrInfo.h
|
[RISCV] Spilling for Zvlsseg registers.
|
2021-03-19 07:46:16 +08:00 |
|
RISCVInstrInfo.td
|
[RISCV] Introduce floating point control and state registers
|
2021-04-21 12:55:30 +07:00 |
|
RISCVInstrInfoA.td
|
[RISCV][NFC] Add explicit type i64 to RV64 only patterns.
|
2021-04-09 09:37:04 +08:00 |
|
RISCVInstrInfoB.td
|
[RISCV] Share RVInstIShift and RVInstIShiftW instruction format classes with the B extension.
|
2021-04-15 11:08:28 -07:00 |
|
RISCVInstrInfoC.td
|
[RISCV] Rename WriteShift/ReadShift scheduler classes to WriteShiftImm/ReadShiftImm. Move variable shifts from WriteIALU/ReadIALU to new WriteShiftReg/ReadShiftReg.
|
2021-03-19 20:39:49 -07:00 |
|
RISCVInstrInfoD.td
|
[RISCV] Merge FMulAdd and FMulSub scheduler classes to a single FMA scheduler class. NFC
|
2021-03-26 16:37:20 -07:00 |
|
RISCVInstrInfoF.td
|
[RISCV] Introduce floating point control and state registers
|
2021-04-21 12:55:30 +07:00 |
|
RISCVInstrInfoM.td
|
[RISCV] Add custom type legalization to form MULHSU when possible.
|
2021-04-01 10:15:55 -07:00 |
|
RISCVInstrInfoV.td
|
[RISCV][MC] Mask load should not have VMConstraint.
|
2021-04-21 15:21:37 +08:00 |
|
RISCVInstrInfoVPseudos.td
|
[RISCV] Add a PatFrag to shorten repeated (XLenVT (VLOp GPR:$vl)) in V extension patterns.
|
2021-04-14 22:36:35 -07:00 |
|
RISCVInstrInfoVSDPatterns.td
|
[RISCV] Support vector SET[U]LT and SET[U]GE with splatted immediates
|
2021-04-12 18:36:45 +01:00 |
|
RISCVInstrInfoVVLPatterns.td
|
[RISCV] Lower vector shuffles to vrgather operations
|
2021-04-19 11:13:13 +01:00 |
|
RISCVInstrInfoZfh.td
|
[RISCV] Merge FMulAdd and FMulSub scheduler classes to a single FMA scheduler class. NFC
|
2021-03-26 16:37:20 -07:00 |
|
RISCVInstructionSelector.cpp
|
RISCV: Avoid GlobalISel build break in a future patch
|
2020-07-13 14:01:57 -04:00 |
|
RISCVLegalizerInfo.cpp
|
…
|
|
|
RISCVLegalizerInfo.h
|
…
|
|
|
RISCVMCInstLower.cpp
|
[RISCV] Support clang -fpatchable-function-entry && GNU function attribute 'patchable_function_entry'
|
2021-03-16 10:02:35 -07:00 |
|
RISCVMachineFunctionInfo.h
|
[RISCV] Don't emit save-restore call if function is a interrupt handler
|
2021-04-16 12:54:47 +08:00 |
|
RISCVMergeBaseOffset.cpp
|
[RISCV] Support Zfh half-precision floating-point extension.
|
2020-12-03 09:16:33 +08:00 |
|
RISCVRegisterBankInfo.cpp
|
…
|
|
|
RISCVRegisterBankInfo.h
|
…
|
|
|
RISCVRegisterBanks.td
|
…
|
|
|
RISCVRegisterInfo.cpp
|
[RISCV] Introduce floating point control and state registers
|
2021-04-21 12:55:30 +07:00 |
|
RISCVRegisterInfo.h
|
[RISCV] Improve register allocation around vector masks
|
2021-02-20 14:47:51 +00:00 |
|
RISCVRegisterInfo.td
|
[RISCV] Introduce floating point control and state registers
|
2021-04-21 12:55:30 +07:00 |
|
RISCVSchedRocket.td
|
[RISCV] Add UnsupportedSchedZfh multiclass to reduce duplicate lines from RISCVSchedRocket.td and RISCVSchedSiFive7.td. NFC
|
2021-03-31 15:06:14 -07:00 |
|
RISCVSchedSiFive7.td
|
[RISCV] Add UnsupportedSchedZfh multiclass to reduce duplicate lines from RISCVSchedRocket.td and RISCVSchedSiFive7.td. NFC
|
2021-03-31 15:06:14 -07:00 |
|
RISCVSchedule.td
|
[RISCV] Add UnsupportedSchedZfh multiclass to reduce duplicate lines from RISCVSchedRocket.td and RISCVSchedSiFive7.td. NFC
|
2021-03-31 15:06:14 -07:00 |
|
RISCVScheduleB.td
|
[RISCV] Move scheduling resources for B into a separate file (NFC)
|
2021-03-29 20:37:22 -05:00 |
|
RISCVSubtarget.cpp
|
[RISCV] Give an explicit error if 'generic' CPU is passed instead of 'generic-rv32' or 'generic-rv64'. Validate 64Bit feature against the triple.
|
2021-03-14 17:21:31 -07:00 |
|
RISCVSubtarget.h
|
[RISCV] Make the min and max vector width command line options more consistent and check their relationship to each other.
|
2021-02-09 10:47:23 -08:00 |
|
RISCVSystemOperands.td
|
[RISCV] Introduce floating point control and state registers
|
2021-04-21 12:55:30 +07:00 |
|
RISCVTargetMachine.cpp
|
[AArch64][GlobalISel] Enable use of the optsize predicate in the selector.
|
2021-03-02 12:55:51 -08:00 |
|
RISCVTargetMachine.h
|
[RISCV] Address clang-tidy warnings in RISCVTargetMachine. NFC.
|
2020-12-18 21:50:55 +00:00 |
|
RISCVTargetObjectFile.cpp
|
ELF: Create unique SHF_GNU_RETAIN sections for llvm.used global objects
|
2021-02-26 16:38:44 -08:00 |
|
RISCVTargetObjectFile.h
|
…
|
|
|
RISCVTargetTransformInfo.cpp
|
[TTI] NFC: Change getGatherScatterOpCost to return InstructionCost
|
2021-04-13 14:20:59 +01:00 |
|
RISCVTargetTransformInfo.h
|
[TTI] NFC: Change getGatherScatterOpCost to return InstructionCost
|
2021-04-13 14:20:59 +01:00 |
ad0fe5db2f