llvm-project/llvm/test/CodeGen/VE/Vector
Simon Moll ae1bb44ed8 [VE] v256.32|64 setcc isel and tests
Reviewed By: kaz7

Differential Revision: https://reviews.llvm.org/D119223
2022-02-08 13:20:55 +01:00
..
expand_single_elem_build_vec.ll
extract_elt.ll
fastcc_callee.ll
fastcc_caller.ll
feature_vpu.ll
insert_elt.ll
vec_add.ll
vec_and.ll
vec_broadcast.ll
vec_fcmp.ll [VE] v256.32|64 setcc isel and tests 2022-02-08 13:20:55 +01:00
vec_icmp.ll [VE] v256.32|64 setcc isel and tests 2022-02-08 13:20:55 +01:00
vec_select.ll [VE] select|vp.merge|vp.select v256 isel and tests 2022-01-17 15:58:54 +01:00
vp_add.ll
vp_and.ll
vp_ashr.ll [VE] SHL,SRA,SRL v256i32|64 isel and tests 2021-12-15 11:32:18 +01:00
vp_fadd.ll [VE] FADD,FSUB,FMUL,FDIV v256f32|f64 isel and tests 2021-12-21 09:15:31 +01:00
vp_fadd_merge.ll [VE] vp_select+vectorBinOp passthru isel and tests 2022-01-18 11:31:14 +01:00
vp_fdiv.ll [VE] FADD,FSUB,FMUL,FDIV v256f32|f64 isel and tests 2021-12-21 09:15:31 +01:00
vp_fdiv_merge.ll [VE] vp_select+vectorBinOp passthru isel and tests 2022-01-18 11:31:14 +01:00
vp_fmul.ll [VE] FADD,FSUB,FMUL,FDIV v256f32|f64 isel and tests 2021-12-21 09:15:31 +01:00
vp_fmul_merge.ll [VE] vp_select+vectorBinOp passthru isel and tests 2022-01-18 11:31:14 +01:00
vp_fsub.ll [VE] FADD,FSUB,FMUL,FDIV v256f32|f64 isel and tests 2021-12-21 09:15:31 +01:00
vp_fsub_merge.ll [VE] vp_select+vectorBinOp passthru isel and tests 2022-01-18 11:31:14 +01:00
vp_lshr.ll [VE] SHL,SRA,SRL v256i32|64 isel and tests 2021-12-15 11:32:18 +01:00
vp_merge.ll [VE] select|vp.merge|vp.select v256 isel and tests 2022-01-17 15:58:54 +01:00
vp_mul.ll
vp_or.ll
vp_sdiv.ll [VE] U|SDIV v256i32|64 isel and tests 2021-12-21 08:51:01 +01:00
vp_select.ll [VE] select|vp.merge|vp.select v256 isel and tests 2022-01-17 15:58:54 +01:00
vp_shl.ll [VE] SHL,SRA,SRL v256i32|64 isel and tests 2021-12-15 11:32:18 +01:00
vp_sra.ll [VE] SHL,SRA,SRL v256i32|64 isel and tests 2021-12-15 11:32:18 +01:00
vp_srem.ll
vp_srl.ll [VE] SHL,SRA,SRL v256i32|64 isel and tests 2021-12-15 11:32:18 +01:00
vp_sub.ll
vp_udiv.ll [VE] U|SDIV v256i32|64 isel and tests 2021-12-21 08:51:01 +01:00
vp_urem.ll
vp_xor.ll