62 lines
2.4 KiB
C
62 lines
2.4 KiB
C
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
|
|
// REQUIRES: riscv-registered-target
|
|
// RUN: %clang_cc1 -triple riscv64 -target-feature +experimental-v -disable-O0-optnone -emit-llvm %s -o - | opt -S -mem2reg | FileCheck --check-prefix=CHECK-RV64 %s
|
|
|
|
#include <riscv_vector.h>
|
|
|
|
//
|
|
// CHECK-RV64-LABEL: @test_vmset_m_b1(
|
|
// CHECK-RV64-NEXT: entry:
|
|
// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 64 x i1> @llvm.riscv.vmset.nxv64i1.i64(i64 [[VL:%.*]])
|
|
// CHECK-RV64-NEXT: ret <vscale x 64 x i1> [[TMP0]]
|
|
//
|
|
vbool1_t test_vmset_m_b1(size_t vl) { return vmset_m_b1(vl); }
|
|
|
|
//
|
|
// CHECK-RV64-LABEL: @test_vmset_m_b2(
|
|
// CHECK-RV64-NEXT: entry:
|
|
// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 32 x i1> @llvm.riscv.vmset.nxv32i1.i64(i64 [[VL:%.*]])
|
|
// CHECK-RV64-NEXT: ret <vscale x 32 x i1> [[TMP0]]
|
|
//
|
|
vbool2_t test_vmset_m_b2(size_t vl) { return vmset_m_b2(vl); }
|
|
|
|
//
|
|
// CHECK-RV64-LABEL: @test_vmset_m_b4(
|
|
// CHECK-RV64-NEXT: entry:
|
|
// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 16 x i1> @llvm.riscv.vmset.nxv16i1.i64(i64 [[VL:%.*]])
|
|
// CHECK-RV64-NEXT: ret <vscale x 16 x i1> [[TMP0]]
|
|
//
|
|
vbool4_t test_vmset_m_b4(size_t vl) { return vmset_m_b4(vl); }
|
|
|
|
//
|
|
// CHECK-RV64-LABEL: @test_vmset_m_b8(
|
|
// CHECK-RV64-NEXT: entry:
|
|
// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 8 x i1> @llvm.riscv.vmset.nxv8i1.i64(i64 [[VL:%.*]])
|
|
// CHECK-RV64-NEXT: ret <vscale x 8 x i1> [[TMP0]]
|
|
//
|
|
vbool8_t test_vmset_m_b8(size_t vl) { return vmset_m_b8(vl); }
|
|
|
|
//
|
|
// CHECK-RV64-LABEL: @test_vmset_m_b16(
|
|
// CHECK-RV64-NEXT: entry:
|
|
// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 4 x i1> @llvm.riscv.vmset.nxv4i1.i64(i64 [[VL:%.*]])
|
|
// CHECK-RV64-NEXT: ret <vscale x 4 x i1> [[TMP0]]
|
|
//
|
|
vbool16_t test_vmset_m_b16(size_t vl) { return vmset_m_b16(vl); }
|
|
|
|
//
|
|
// CHECK-RV64-LABEL: @test_vmset_m_b32(
|
|
// CHECK-RV64-NEXT: entry:
|
|
// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 2 x i1> @llvm.riscv.vmset.nxv2i1.i64(i64 [[VL:%.*]])
|
|
// CHECK-RV64-NEXT: ret <vscale x 2 x i1> [[TMP0]]
|
|
//
|
|
vbool32_t test_vmset_m_b32(size_t vl) { return vmset_m_b32(vl); }
|
|
|
|
//
|
|
// CHECK-RV64-LABEL: @test_vmset_m_b64(
|
|
// CHECK-RV64-NEXT: entry:
|
|
// CHECK-RV64-NEXT: [[TMP0:%.*]] = call <vscale x 1 x i1> @llvm.riscv.vmset.nxv1i1.i64(i64 [[VL:%.*]])
|
|
// CHECK-RV64-NEXT: ret <vscale x 1 x i1> [[TMP0]]
|
|
//
|
|
vbool64_t test_vmset_m_b64(size_t vl) { return vmset_m_b64(vl); }
|