| .. |
|
AsmParser
|
Support: Convert some Optional to std::optional
|
2022-12-02 08:02:19 +00:00 |
|
Disassembler
|
[RISCV] Implement assembler support for XVentanaCondOps
|
2022-11-14 09:01:54 -08:00 |
|
GISel
|
[RISCV] Move GlobalISEL specific files to sub-directory [nfc]
|
2022-11-15 14:24:50 -08:00 |
|
MCA
|
[RISCV][llvm-mca] Use LMUL Instruments to provide more accurate reports on RISCV
|
2022-11-18 09:55:15 -08:00 |
|
MCTargetDesc
|
[Target] Use std::nullopt instead of None (NFC)
|
2022-12-02 20:36:06 -08:00 |
|
TargetInfo
|
[RISCV] Re-enable JIT support
|
2022-08-11 11:41:02 +02:00 |
|
CMakeLists.txt
|
[RISCV][llvm-mca] Use LMUL Instruments to provide more accurate reports on RISCV
|
2022-11-18 09:55:15 -08:00 |
|
RISCV.h
|
[RISCV] Pre-RA expand pseudos pass
|
2022-07-31 23:19:00 +02:00 |
|
RISCV.td
|
Add MC support of RISCV Zcd Extension
|
2022-11-24 05:48:06 +08:00 |
|
RISCVAsmPrinter.cpp
|
[RISC-V][HWASAN] Fold variable into assert
|
2022-08-29 00:32:37 +02:00 |
|
RISCVCallingConv.td
|
…
|
|
|
RISCVCodeGenPrepare.cpp
|
[RISCV] isImpliedByDomCondition returns an Optional<bool> not a bool.
|
2022-08-12 22:21:05 -07:00 |
|
RISCVExpandAtomicPseudoInsts.cpp
|
[RISCV] Avoid redundant branch-to-branch when expanding cmpxchg
|
2022-08-17 13:49:15 +01:00 |
|
RISCVExpandPseudoInsts.cpp
|
[RISCV] Add basic support for the sifive-7-series short forward branch optimization.
|
2022-10-17 13:56:22 -07:00 |
|
RISCVFrameLowering.cpp
|
[RISCV] Inline RISCVFrameLowering::adjustReg out of existance [nfc]
|
2022-11-30 11:07:45 -08:00 |
|
RISCVFrameLowering.h
|
[RISCV] Inline RISCVFrameLowering::adjustReg out of existance [nfc]
|
2022-11-30 11:07:45 -08:00 |
|
RISCVGatherScatterLowering.cpp
|
[RISCV] Use std::optional in RISCVGatherScatterLowering.cpp (NFC)
|
2022-11-25 22:59:57 -08:00 |
|
RISCVISelDAGToDAG.cpp
|
[RISCV] Preserve chain output when selecting splat as x0 strided load.
|
2022-11-29 18:09:55 -08:00 |
|
RISCVISelDAGToDAG.h
|
[RISCV] Add isel patterns to select slli+shXadd.uw.
|
2022-11-21 09:32:51 -08:00 |
|
RISCVISelLowering.cpp
|
[Target] Use std::nullopt instead of None (NFC)
|
2022-12-02 20:36:06 -08:00 |
|
RISCVISelLowering.h
|
TargetLowering: convert Optional to std::optional
|
2022-12-01 16:19:10 -08:00 |
|
RISCVInsertVSETVLI.cpp
|
[Target] Use std::nullopt instead of None (NFC)
|
2022-12-02 20:36:06 -08:00 |
|
RISCVInstrFormats.td
|
[RISCV] Define custom-N opcodes
|
2022-11-04 10:05:30 -07:00 |
|
RISCVInstrFormatsC.td
|
…
|
|
|
RISCVInstrFormatsV.td
|
[RISCV] Replace hardcoded constant with OPIVI.Value in tablegen. NFC
|
2022-11-30 20:58:40 -08:00 |
|
RISCVInstrInfo.cpp
|
[Target] Use std::nullopt instead of None (NFC)
|
2022-12-02 20:36:06 -08:00 |
|
RISCVInstrInfo.h
|
[MachineCombiner][RISCV] Make hasReassociableSibling virtual and override it for RISCV
|
2022-12-01 16:30:51 +03:00 |
|
RISCVInstrInfo.td
|
[RISCV][NFC] Mark rs1 in most memory instructions as memory operand.
|
2022-11-22 16:42:44 +03:00 |
|
RISCVInstrInfoA.td
|
[RISCV] Add target feature to force-enable atomics
|
2022-08-09 16:04:46 +02:00 |
|
RISCVInstrInfoC.td
|
Add MC support of RISCV Zcd Extension
|
2022-11-24 05:48:06 +08:00 |
|
RISCVInstrInfoD.td
|
[RISCV] Inline scalar ceil/floor/trunc/rint/round/roundeven.
|
2022-10-26 14:36:49 -07:00 |
|
RISCVInstrInfoF.td
|
[RISCV] Add correct predicate over FMV instructions
|
2022-12-02 13:45:57 +03:00 |
|
RISCVInstrInfoM.td
|
[RISCV][Clang] Add support for Zmmul extension
|
2022-07-18 20:26:08 -04:00 |
|
RISCVInstrInfoV.td
|
[RISCV][Codegen] Account for LMUL in Vector floating-point instructions
|
2022-11-30 11:09:21 -08:00 |
|
RISCVInstrInfoVPseudos.td
|
[RISCV][Codegen] Account for LMUL in Vector floating-point instructions
|
2022-11-30 11:09:21 -08:00 |
|
RISCVInstrInfoVSDPatterns.td
|
[RISCV] Use _TIED form of VFWADD(U)_WV/VFWSUB(U)_WV to avoid early clobber.
|
2022-10-03 21:44:08 -07:00 |
|
RISCVInstrInfoVVLPatterns.td
|
[VP][RISCV] Add vp.nearbyint and RISC-V support.
|
2022-11-16 14:05:35 +08:00 |
|
RISCVInstrInfoXVentana.td
|
[RISCV] Implement assembler support for XVentanaCondOps
|
2022-11-14 09:01:54 -08:00 |
|
RISCVInstrInfoZb.td
|
[RISCV] Add isel patterns to select slli+shXadd.uw.
|
2022-11-21 09:32:51 -08:00 |
|
RISCVInstrInfoZfh.td
|
[RISCV] Inline scalar ceil/floor/trunc/rint/round/roundeven.
|
2022-10-26 14:36:49 -07:00 |
|
RISCVInstrInfoZicbo.td
|
[RISCV][NFC] Fix typo in comment in RISCVInstrInfoZicbo.td
|
2022-09-01 13:49:55 +01:00 |
|
RISCVInstrInfoZk.td
|
…
|
|
|
RISCVMCInstLower.cpp
|
[RISCV] Pre-RA expand pseudos pass
|
2022-07-31 23:19:00 +02:00 |
|
RISCVMachineFunctionInfo.cpp
|
[RISCV] Teach SExtWRemoval to recognize sign extended values that come from arguments.
|
2022-10-04 15:39:10 -07:00 |
|
RISCVMachineFunctionInfo.h
|
[RISCV] Teach SExtWRemoval to recognize sign extended values that come from arguments.
|
2022-10-04 15:39:10 -07:00 |
|
RISCVMacroFusion.cpp
|
[RISCV] Be more strict about LUI+ADDI macrofusion pre-RA.
|
2022-08-21 10:58:15 -07:00 |
|
RISCVMacroFusion.h
|
[RISCV] Add macrofusion infrastructure and one example usage.
|
2022-06-23 08:38:39 -07:00 |
|
RISCVMakeCompressible.cpp
|
[RISCV] Fix wrong register rename for store value during make-compressible optimization
|
2022-07-08 18:07:17 +08:00 |
|
RISCVMergeBaseOffset.cpp
|
[RISCV] Use std::optional in RISCVMergeBaseOffset.cpp (NFC)
|
2022-11-25 23:08:26 -08:00 |
|
RISCVRedundantCopyElimination.cpp
|
[RISCV] Use analyzeBranch in RISCVRedundantCopyElimination.
|
2022-08-29 09:05:53 -07:00 |
|
RISCVRegisterInfo.cpp
|
[Target] Use std::nullopt instead of None (NFC)
|
2022-12-02 20:36:06 -08:00 |
|
RISCVRegisterInfo.h
|
[RISCV] Merge two versions of adjustReg on TRI [nfc]
|
2022-11-30 10:12:40 -08:00 |
|
RISCVRegisterInfo.td
|
[RegisterInfoEmitter] Generate isConstantPhysReg(). NFCI
|
2022-08-24 14:16:20 +00:00 |
|
RISCVSExtWRemoval.cpp
|
[RISCV] Remove SExtWRemovalCands set from RISCVSExtWRemoval.
|
2022-11-21 19:24:02 -08:00 |
|
RISCVSchedRocket.td
|
[RISCV] Merge WriteLDW and WriteLDWU schedule classes.
|
2022-10-28 11:57:33 -07:00 |
|
RISCVSchedSiFive7.td
|
[RISCV] Merge WriteLDW and WriteLDWU schedule classes.
|
2022-10-28 11:57:33 -07:00 |
|
RISCVSchedule.td
|
[RISCV] Merge WriteLDW and WriteLDWU schedule classes.
|
2022-10-28 11:57:33 -07:00 |
|
RISCVScheduleV.td
|
[RISCV][Codegen] Account for LMUL in Vector floating-point instructions
|
2022-11-30 11:09:21 -08:00 |
|
RISCVScheduleZb.td
|
[RISCV] Rename RISCVScheduleB.td to RISCVScheduleZb.td. NFC
|
2022-09-23 21:38:42 -07:00 |
|
RISCVSubtarget.cpp
|
[RISCV] Move GlobalISEL specific files to sub-directory [nfc]
|
2022-11-15 14:24:50 -08:00 |
|
RISCVSubtarget.h
|
Add MC support of RISCV Zcd Extension
|
2022-11-24 05:48:06 +08:00 |
|
RISCVSystemOperands.td
|
…
|
|
|
RISCVTargetMachine.cpp
|
CodeGen/CommandFlags: Convert Optional to std::optional
|
2022-12-03 18:38:12 +00:00 |
|
RISCVTargetMachine.h
|
CodeGen/CommandFlags: Convert Optional to std::optional
|
2022-12-03 18:38:12 +00:00 |
|
RISCVTargetObjectFile.cpp
|
…
|
|
|
RISCVTargetObjectFile.h
|
…
|
|
|
RISCVTargetTransformInfo.cpp
|
TargetTransformInfo: convert Optional to std::optional
|
2022-12-02 11:42:15 -08:00 |
|
RISCVTargetTransformInfo.h
|
[Target] Use std::nullopt instead of None (NFC)
|
2022-12-02 20:36:06 -08:00 |
bac974278c