56 lines
		
	
	
		
			2.3 KiB
		
	
	
	
		
			LLVM
		
	
	
	
			
		
		
	
	
			56 lines
		
	
	
		
			2.3 KiB
		
	
	
	
		
			LLVM
		
	
	
	
| ; RUN: llc < %s -mtriple=arm64-eabi -aarch64-neon-syntax=apple | FileCheck %s
 | |
| 
 | |
| ; Check that building a vector from floats doesn't insert an unnecessary
 | |
| ; copy for lane zero.
 | |
| define <4 x float>  @foo(float %a, float %b, float %c, float %d) nounwind {
 | |
| ; CHECK-LABEL: foo:
 | |
| ; CHECK-NOT: mov.s v0[0], v0[0]
 | |
| ; CHECK: mov.s v0[1], v1[0]
 | |
| ; CHECK: mov.s v0[2], v2[0]
 | |
| ; CHECK: mov.s v0[3], v3[0]
 | |
| ; CHECK: ret
 | |
|   %1 = insertelement <4 x float> undef, float %a, i32 0
 | |
|   %2 = insertelement <4 x float> %1, float %b, i32 1
 | |
|   %3 = insertelement <4 x float> %2, float %c, i32 2
 | |
|   %4 = insertelement <4 x float> %3, float %d, i32 3
 | |
|   ret <4 x float> %4
 | |
| }
 | |
| 
 | |
| define <8 x i16> @build_all_zero(<8 x i16> %a) #1 {
 | |
| ; CHECK-LABEL: build_all_zero:
 | |
| ; CHECK: mov	w[[GREG:[0-9]+]], #44672
 | |
| ; CHECK-NEXT:	fmov	s[[FREG:[0-9]+]], w[[GREG]]
 | |
| ; CHECK-NEXT:	mul.8h	v0, v0, v[[FREG]]
 | |
|   %b = add <8 x i16> %a, <i16 -32768, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef>
 | |
|   %c = mul <8 x i16> %b, <i16 -20864, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef, i16 undef>
 | |
|   ret <8 x i16> %c
 | |
| }
 | |
| 
 | |
| ; There is an optimization in DAG Combiner as following:
 | |
| ;   fold (concat_vectors (BUILD_VECTOR A, B, ...), (BUILD_VECTOR C, D, ...))
 | |
| ;        -> (BUILD_VECTOR A, B, ..., C, D, ...)
 | |
| ; This case checks when A,B and C,D are different types, there should be no
 | |
| ; assertion failure.
 | |
| define <8 x i16> @concat_2_build_vector(<4 x i16> %in0) {
 | |
| ; CHECK-LABEL: concat_2_build_vector:
 | |
| ; CHECK: movi
 | |
|   %vshl_n = shl <4 x i16> %in0, <i16 8, i16 8, i16 8, i16 8>
 | |
|   %vshl_n2 = shl <4 x i16> %vshl_n, <i16 9, i16 9, i16 9, i16 9>
 | |
|   %shuffle.i = shufflevector <4 x i16> %vshl_n2, <4 x i16> zeroinitializer, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
 | |
|   ret <8 x i16> %shuffle.i
 | |
| }
 | |
| 
 | |
| ; The lowering of a widened f16 BUILD_VECTOR tries to optimize it by building
 | |
| ; an equivalent integer vector and BITCAST-ing that. This case checks that
 | |
| ; normalizing the vector generates a valid result. The choice of the
 | |
| ; constant prevents earlier passes from replacing the BUILD_VECTOR.
 | |
| define void @widen_f16_build_vector(half* %addr) {
 | |
| ; CHECK-LABEL: widen_f16_build_vector:
 | |
| ; CHECK: mov    w[[GREG:[0-9]+]], #13294
 | |
| ; CHECK: dup.4h v0, w[[GREG]]
 | |
| ; CHECK: str    s0, [x0]
 | |
|   %1 = bitcast half* %addr to <2 x half>*
 | |
|   store <2 x half> <half 0xH33EE, half 0xH33EE>, <2 x half>* %1, align 2
 | |
|   ret void
 | |
| }
 |