60 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
			
		
		
	
	
			60 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
| ; RUN: opt -mtriple=arm-arm-eabi -mcpu=cortex-m33 < %s -arm-parallel-dsp -S | FileCheck %s
 | |
| ;
 | |
| ; Mul with operands that are not simple load and sext/zext chains: this is not
 | |
| ; yet supported so the rewrite shouldn't trigger (but we do want to support this
 | |
| ; soon).
 | |
| ;
 | |
| ; CHECK-NOT:  call i32 @llvm.arm.smlad
 | |
| ;
 | |
| define dso_local i32 @test(i32 %arg, i32* nocapture readnone %arg1, i16* nocapture readonly %arg2, i16* nocapture readonly %arg3, i16* %arg4) {
 | |
| entry:
 | |
|   %cmp24 = icmp sgt i32 %arg, 0
 | |
|   br i1 %cmp24, label %for.body.preheader, label %for.cond.cleanup
 | |
| 
 | |
| for.body.preheader:
 | |
|   %.pre = load i16, i16* %arg3, align 2
 | |
|   %.pre27 = load i16, i16* %arg2, align 2
 | |
|   %gep0 = getelementptr inbounds i16, i16* %arg4, i32 0
 | |
|   %gep1 = getelementptr inbounds i16, i16* %arg4, i32 1
 | |
|   %.add4 = load i16, i16* %gep0, align 2
 | |
|   %.add5 = load i16, i16* %gep1, align 2
 | |
|   %.zext4 = zext i16 %.add4 to i32
 | |
|   %.zext5 = zext i16 %.add5 to i32
 | |
|   br label %for.body
 | |
| 
 | |
| for.cond.cleanup:
 | |
|   %mac1.0.lcssa = phi i32 [ 0, %entry ], [ %add11, %for.body ]
 | |
|   ret i32 %mac1.0.lcssa
 | |
| 
 | |
| for.body:
 | |
|   %mac1.026 = phi i32 [ %add11, %for.body ], [ 0, %for.body.preheader ]
 | |
|   %i.025 = phi i32 [ %add, %for.body ], [ 0, %for.body.preheader ]
 | |
|   %arrayidx = getelementptr inbounds i16, i16* %arg3, i32 %i.025
 | |
|   %0 = load i16, i16* %arrayidx, align 2
 | |
|   %add = add nuw nsw i32 %i.025, 1
 | |
|   %arrayidx1 = getelementptr inbounds i16, i16* %arg3, i32 %add
 | |
|   %1 = load i16, i16* %arrayidx1, align 2
 | |
|   %arrayidx3 = getelementptr inbounds i16, i16* %arg2, i32 %i.025
 | |
|   %2 = load i16, i16* %arrayidx3, align 2
 | |
|   %conv = sext i16 %2 to i32
 | |
|   %conv4 = sext i16 %0 to i32
 | |
|   %add1 = add i32 %conv, %.zext4
 | |
| 
 | |
| ; This mul has a more complicated pattern as an operand, %add1
 | |
| ; is another add and load, which we don't support for now.
 | |
|   %mul = mul nsw i32 %add1, %conv4
 | |
|   %arrayidx6 = getelementptr inbounds i16, i16* %arg2, i32 %add
 | |
|   %3 = load i16, i16* %arrayidx6, align 2
 | |
|   %conv7 = sext i16 %3 to i32
 | |
|   %conv8 = sext i16 %1 to i32
 | |
|   %add2 = add i32 %conv7, %.zext5
 | |
| 
 | |
| ; Same here
 | |
|   %mul9 = mul nsw i32 %add2, %conv8
 | |
|   %add10 = add i32 %mul, %mac1.026
 | |
| 
 | |
|   %add11 = add i32 %mul9, %add10
 | |
|   %exitcond = icmp ne i32 %add, %arg
 | |
|   br i1 %exitcond, label %for.body, label %for.cond.cleanup
 | |
| }
 |