![]() Add generic DAG combine for extending masked loads. Allow us to generate sext/zext masked loads which can access v4i8, v8i8 and v4i16 memory to produce v4i32, v8i16 and v4i32 respectively. Differential Revision: https://reviews.llvm.org/D68337 llvm-svn: 375085 |
||
---|---|---|
.. | ||
arm-ieee-vectorize.ll | ||
arm-unroll.ll | ||
gather-cost.ll | ||
gcc-examples.ll | ||
interleaved_cost.ll | ||
lit.local.cfg | ||
mul-cast-vect.ll | ||
mve-interleaved-cost.ll | ||
mve-maskedldst.ll | ||
sphinx.ll | ||
tail-loop-folding.ll | ||
vector_cast.ll | ||
width-detect.ll |