| .. |
|
AsmParser
|
…
|
|
|
Disassembler
|
Rename `MCFixedLenDisassembler.h` as `MCDecoderOps.h`
|
2022-05-15 08:44:58 +08:00 |
|
MCTargetDesc
|
[CodeGen] Move instruction predicate verification to emitInstruction
|
2022-07-14 09:33:28 +01:00 |
|
TargetInfo
|
…
|
|
|
CMakeLists.txt
|
…
|
|
|
LVLGen.cpp
|
…
|
|
|
VE.h
|
[VE][NFC] Remove obsoleted function declaration
|
2022-06-19 13:33:46 +09:00 |
|
VE.td
|
[TableGen] Add useDeprecatedPositionallyEncodedOperands option.
|
2022-09-24 09:40:45 -04:00 |
|
VEAsmPrinter.cpp
|
[VE] Support inlineasm memory operand
|
2022-08-23 13:44:03 +09:00 |
|
VECallingConv.td
|
…
|
|
|
VECustomDAG.cpp
|
[llvm] Use value_or instead of getValueOr (NFC)
|
2022-06-18 23:07:11 -07:00 |
|
VECustomDAG.h
|
[VE] v512|256 f32|64 fneg isel and tests
|
2022-03-16 11:31:26 +01:00 |
|
VEFrameLowering.cpp
|
…
|
|
|
VEFrameLowering.h
|
[llvm] Use std::size instead of llvm::array_lengthof
|
2022-09-08 09:01:53 -06:00 |
|
VEISelDAGToDAG.cpp
|
[VE] Support inlineasm memory operand
|
2022-08-23 13:44:03 +09:00 |
|
VEISelLowering.cpp
|
[VE] Change to expand FPOW
|
2022-09-27 20:03:10 +09:00 |
|
VEISelLowering.h
|
[X86] Promote i8/i16 CTTZ (BSF) instructions and remove speculation branch
|
2022-08-24 17:28:18 +01:00 |
|
VEInstrBuilder.h
|
…
|
|
|
VEInstrFormats.td
|
…
|
|
|
VEInstrInfo.cpp
|
[VE] Support load/store/spill of vector mask registers
|
2022-07-19 10:29:21 +09:00 |
|
VEInstrInfo.h
|
…
|
|
|
VEInstrInfo.td
|
[VE] Disable automatic maxnum/minnum selection
|
2022-09-26 22:04:02 +09:00 |
|
VEInstrIntrinsicVL.gen.td
|
[VE] Support more intrinsics
|
2022-03-14 19:17:15 +09:00 |
|
VEInstrIntrinsicVL.td
|
[VE] Support more intrinsics
|
2022-03-14 19:17:15 +09:00 |
|
VEInstrPatternsVec.td
|
[VE] Support load/store/spill of vector mask registers
|
2022-07-19 10:29:21 +09:00 |
|
VEInstrVec.td
|
[VE] Support load/store/spill of vector mask registers
|
2022-07-19 10:29:21 +09:00 |
|
VEMCInstLower.cpp
|
…
|
|
|
VEMachineFunctionInfo.cpp
|
llvm-reduce: Add cloning of target MachineFunctionInfo
|
2022-06-07 10:14:48 -04:00 |
|
VEMachineFunctionInfo.h
|
llvm-reduce: Add cloning of target MachineFunctionInfo
|
2022-06-07 10:14:48 -04:00 |
|
VERegisterInfo.cpp
|
[RegisterInfoEmitter] Generate isConstantPhysReg(). NFCI
|
2022-08-24 14:16:20 +00:00 |
|
VERegisterInfo.h
|
[RegisterInfoEmitter] Generate isConstantPhysReg(). NFCI
|
2022-08-24 14:16:20 +00:00 |
|
VERegisterInfo.td
|
[RegisterInfoEmitter] Generate isConstantPhysReg(). NFCI
|
2022-08-24 14:16:20 +00:00 |
|
VESubtarget.cpp
|
…
|
|
|
VESubtarget.h
|
…
|
|
|
VETargetMachine.cpp
|
[llvm] Use value_or instead of getValueOr (NFC)
|
2022-06-18 23:07:11 -07:00 |
|
VETargetMachine.h
|
…
|
|
|
VETargetTransformInfo.h
|
[VE] v256i32|64 reduction isel and tests
|
2022-03-14 11:10:38 +01:00 |
|
VVPISelLowering.cpp
|
[llvm] Use value instead of getValue (NFC)
|
2022-07-13 23:11:56 -07:00 |
|
VVPInstrInfo.td
|
[VE] v512|256 f32|64 fneg isel and tests
|
2022-03-16 11:31:26 +01:00 |
|
VVPInstrPatternsVec.td
|
[VE] v512|256 f32|64 fneg isel and tests
|
2022-03-16 11:31:26 +01:00 |
|
VVPNodes.def
|
[VE] v512|256 f32|64 fneg isel and tests
|
2022-03-16 11:31:26 +01:00 |
de8013201f