92 lines
		
	
	
		
			2.8 KiB
		
	
	
	
		
			C++
		
	
	
	
			
		
		
	
	
			92 lines
		
	
	
		
			2.8 KiB
		
	
	
	
		
			C++
		
	
	
	
| //===-- XCoreTargetMachine.cpp - Define TargetMachine for XCore -----------===//
 | |
| //
 | |
| //                     The LLVM Compiler Infrastructure
 | |
| //
 | |
| // This file is distributed under the University of Illinois Open Source
 | |
| // License. See LICENSE.TXT for details.
 | |
| //
 | |
| //===----------------------------------------------------------------------===//
 | |
| //
 | |
| //
 | |
| //===----------------------------------------------------------------------===//
 | |
| 
 | |
| #include "XCoreTargetMachine.h"
 | |
| #include "XCoreTargetObjectFile.h"
 | |
| #include "XCoreTargetTransformInfo.h"
 | |
| #include "XCore.h"
 | |
| #include "llvm/CodeGen/Passes.h"
 | |
| #include "llvm/IR/Module.h"
 | |
| #include "llvm/IR/LegacyPassManager.h"
 | |
| #include "llvm/Support/TargetRegistry.h"
 | |
| using namespace llvm;
 | |
| 
 | |
| /// XCoreTargetMachine ctor - Create an ILP32 architecture model
 | |
| ///
 | |
| XCoreTargetMachine::XCoreTargetMachine(const Target &T, const Triple &TT,
 | |
|                                        StringRef CPU, StringRef FS,
 | |
|                                        const TargetOptions &Options,
 | |
|                                        Reloc::Model RM, CodeModel::Model CM,
 | |
|                                        CodeGenOpt::Level OL)
 | |
|     : LLVMTargetMachine(
 | |
|           T, "e-m:e-p:32:32-i1:8:32-i8:8:32-i16:16:32-i64:32-f64:32-a:0:32-n32",
 | |
|           TT, CPU, FS, Options, RM, CM, OL),
 | |
|       TLOF(make_unique<XCoreTargetObjectFile>()),
 | |
|       Subtarget(TT, CPU, FS, *this) {
 | |
|   initAsmInfo();
 | |
| }
 | |
| 
 | |
| XCoreTargetMachine::~XCoreTargetMachine() {}
 | |
| 
 | |
| namespace {
 | |
| /// XCore Code Generator Pass Configuration Options.
 | |
| class XCorePassConfig : public TargetPassConfig {
 | |
| public:
 | |
|   XCorePassConfig(XCoreTargetMachine *TM, PassManagerBase &PM)
 | |
|     : TargetPassConfig(TM, PM) {}
 | |
| 
 | |
|   XCoreTargetMachine &getXCoreTargetMachine() const {
 | |
|     return getTM<XCoreTargetMachine>();
 | |
|   }
 | |
| 
 | |
|   void addIRPasses() override;
 | |
|   bool addPreISel() override;
 | |
|   bool addInstSelector() override;
 | |
|   void addPreEmitPass() override;
 | |
| };
 | |
| } // namespace
 | |
| 
 | |
| TargetPassConfig *XCoreTargetMachine::createPassConfig(PassManagerBase &PM) {
 | |
|   return new XCorePassConfig(this, PM);
 | |
| }
 | |
| 
 | |
| void XCorePassConfig::addIRPasses() {
 | |
|   addPass(createAtomicExpandPass(&getXCoreTargetMachine()));
 | |
| 
 | |
|   TargetPassConfig::addIRPasses();
 | |
| }
 | |
| 
 | |
| bool XCorePassConfig::addPreISel() {
 | |
|   addPass(createXCoreLowerThreadLocalPass());
 | |
|   return false;
 | |
| }
 | |
| 
 | |
| bool XCorePassConfig::addInstSelector() {
 | |
|   addPass(createXCoreISelDag(getXCoreTargetMachine(), getOptLevel()));
 | |
|   return false;
 | |
| }
 | |
| 
 | |
| void XCorePassConfig::addPreEmitPass() {
 | |
|   addPass(createXCoreFrameToArgsOffsetEliminationPass(), false);
 | |
| }
 | |
| 
 | |
| // Force static initialization.
 | |
| extern "C" void LLVMInitializeXCoreTarget() {
 | |
|   RegisterTargetMachine<XCoreTargetMachine> X(TheXCoreTarget);
 | |
| }
 | |
| 
 | |
| TargetIRAnalysis XCoreTargetMachine::getTargetIRAnalysis() {
 | |
|   return TargetIRAnalysis([this](const Function &F) {
 | |
|     return TargetTransformInfo(XCoreTTIImpl(this, F));
 | |
|   });
 | |
| }
 |