59 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			C++
		
	
	
	
			
		
		
	
	
			59 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			C++
		
	
	
	
//===-- RISCVTargetMachine.cpp - Define TargetMachine for RISCV -----------===//
 | 
						|
//
 | 
						|
//                     The LLVM Compiler Infrastructure
 | 
						|
//
 | 
						|
// This file is distributed under the University of Illinois Open Source
 | 
						|
// License. See LICENSE.TXT for details.
 | 
						|
//
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
//
 | 
						|
// Implements the info about RISCV target spec.
 | 
						|
//
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
 | 
						|
#include "RISCVTargetMachine.h"
 | 
						|
#include "llvm/ADT/STLExtras.h"
 | 
						|
#include "llvm/CodeGen/TargetLoweringObjectFileImpl.h"
 | 
						|
#include "llvm/CodeGen/TargetPassConfig.h"
 | 
						|
#include "llvm/IR/LegacyPassManager.h"
 | 
						|
#include "llvm/CodeGen/Passes.h"
 | 
						|
#include "llvm/Support/FormattedStream.h"
 | 
						|
#include "llvm/Support/TargetRegistry.h"
 | 
						|
#include "llvm/Target/TargetOptions.h"
 | 
						|
using namespace llvm;
 | 
						|
 | 
						|
extern "C" void LLVMInitializeRISCVTarget() {
 | 
						|
  RegisterTargetMachine<RISCVTargetMachine> X(getTheRISCV32Target());
 | 
						|
  RegisterTargetMachine<RISCVTargetMachine> Y(getTheRISCV64Target());
 | 
						|
}
 | 
						|
 | 
						|
static std::string computeDataLayout(const Triple &TT) {
 | 
						|
  if (TT.isArch64Bit()) {
 | 
						|
    return "e-m:e-i64:64-n32:64-S128";
 | 
						|
  } else {
 | 
						|
    assert(TT.isArch32Bit() && "only RV32 and RV64 are currently supported");
 | 
						|
    return "e-m:e-i64:64-n32-S128";
 | 
						|
  }
 | 
						|
}
 | 
						|
 | 
						|
static Reloc::Model getEffectiveRelocModel(const Triple &TT,
 | 
						|
                                           Optional<Reloc::Model> RM) {
 | 
						|
  if (!RM.hasValue())
 | 
						|
    return Reloc::Static;
 | 
						|
  return *RM;
 | 
						|
}
 | 
						|
 | 
						|
RISCVTargetMachine::RISCVTargetMachine(const Target &T, const Triple &TT,
 | 
						|
                                       StringRef CPU, StringRef FS,
 | 
						|
                                       const TargetOptions &Options,
 | 
						|
                                       Optional<Reloc::Model> RM,
 | 
						|
                                       CodeModel::Model CM,
 | 
						|
                                       CodeGenOpt::Level OL)
 | 
						|
    : LLVMTargetMachine(T, computeDataLayout(TT), TT, CPU, FS, Options,
 | 
						|
                        getEffectiveRelocModel(TT, RM), CM, OL),
 | 
						|
      TLOF(make_unique<TargetLoweringObjectFileELF>()) {}
 | 
						|
 | 
						|
TargetPassConfig *RISCVTargetMachine::createPassConfig(PassManagerBase &PM) {
 | 
						|
  return new TargetPassConfig(this, PM);
 | 
						|
}
 |