91 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
			
		
		
	
	
			91 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
| ; RUN: llc < %s -march=x86 -mcpu=core2 | FileCheck %s
 | |
| 
 | |
| ; test vector shifts converted to proper SSE2 vector shifts when the shift
 | |
| ; amounts are the same when using a shuffle splat.
 | |
| 
 | |
| define void @shift1a(<2 x i64> %val, <2 x i64>* %dst, <2 x i64> %sh) nounwind {
 | |
| entry:
 | |
| ; CHECK-LABEL: shift1a:
 | |
| ; CHECK: psllq
 | |
|   %shamt = shufflevector <2 x i64> %sh, <2 x i64> undef, <2 x i32> <i32 0, i32 0>
 | |
|   %shl = shl <2 x i64> %val, %shamt
 | |
|   store <2 x i64> %shl, <2 x i64>* %dst
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| ; shift1b can't use a packed shift but can shift lanes separately and shuffle back together
 | |
| define void @shift1b(<2 x i64> %val, <2 x i64>* %dst, <2 x i64> %sh) nounwind {
 | |
| entry:
 | |
| ; CHECK-LABEL: shift1b:
 | |
| ; CHECK:       pshufd {{.*#+}} xmm2 = xmm1[2,3,0,1]
 | |
| ; CHECK-NEXT:  movdqa %xmm0, %xmm3
 | |
| ; CHECK-NEXT:  psllq  %xmm2, %xmm3
 | |
| ; CHECK-NEXT:  movq   {{.*#+}} xmm1 = xmm1[0],zero
 | |
| ; CHECK-NEXT:  psllq  %xmm1, %xmm0
 | |
| ; CHECK-NEXT:  movsd  {{.*#+}} xmm3 = xmm0[0],xmm3[1]
 | |
|   %shamt = shufflevector <2 x i64> %sh, <2 x i64> undef, <2 x i32> <i32 0, i32 1>
 | |
|   %shl = shl <2 x i64> %val, %shamt
 | |
|   store <2 x i64> %shl, <2 x i64>* %dst
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| define void @shift2a(<4 x i32> %val, <4 x i32>* %dst, <2 x i32> %amt) nounwind {
 | |
| entry:
 | |
| ; CHECK-LABEL: shift2a:
 | |
| ; CHECK: pslld
 | |
|   %shamt = shufflevector <2 x i32> %amt, <2 x i32> undef, <4 x i32> <i32 1, i32 1, i32 1, i32 1>
 | |
|   %shl = shl <4 x i32> %val, %shamt
 | |
|   store <4 x i32> %shl, <4 x i32>* %dst
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| define void @shift2b(<4 x i32> %val, <4 x i32>* %dst, <2 x i32> %amt) nounwind {
 | |
| entry:
 | |
| ; CHECK-LABEL: shift2b:
 | |
| ; CHECK: pslld
 | |
|   %shamt = shufflevector <2 x i32> %amt, <2 x i32> undef, <4 x i32> <i32 1, i32 undef, i32 1, i32 1>
 | |
|   %shl = shl <4 x i32> %val, %shamt
 | |
|   store <4 x i32> %shl, <4 x i32>* %dst
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| define void @shift2c(<4 x i32> %val, <4 x i32>* %dst, <2 x i32> %amt) nounwind {
 | |
| entry:
 | |
| ; CHECK-LABEL: shift2c:
 | |
| ; CHECK: pslld
 | |
|   %shamt = shufflevector <2 x i32> %amt, <2 x i32> undef, <4 x i32> <i32 1, i32 1, i32 1, i32 1>
 | |
|   %shl = shl <4 x i32> %val, %shamt
 | |
|   store <4 x i32> %shl, <4 x i32>* %dst
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| define void @shift3a(<8 x i16> %val, <8 x i16>* %dst, <8 x i16> %amt) nounwind {
 | |
| entry:
 | |
| ; CHECK-LABEL: shift3a:
 | |
| ; CHECK: pextrw $6
 | |
| ; CHECK: psllw
 | |
|   %shamt = shufflevector <8 x i16> %amt, <8 x i16> undef, <8 x i32> <i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6>
 | |
|   %shl = shl <8 x i16> %val, %shamt
 | |
|   store <8 x i16> %shl, <8 x i16>* %dst
 | |
|   ret void
 | |
| }
 | |
| 
 | |
| define void @shift3b(<8 x i16> %val, <8 x i16>* %dst, i16 %amt) nounwind {
 | |
| entry:
 | |
| ; CHECK-LABEL: shift3b:
 | |
| ; CHECK: movzwl
 | |
| ; CHECK: psllw
 | |
|   %0 = insertelement <8 x i16> undef, i16 %amt, i32 0
 | |
|   %1 = insertelement <8 x i16> %0, i16 %amt, i32 1
 | |
|   %2 = insertelement <8 x i16> %1, i16 %amt, i32 2
 | |
|   %3 = insertelement <8 x i16> %2, i16 %amt, i32 3
 | |
|   %4 = insertelement <8 x i16> %3, i16 %amt, i32 4
 | |
|   %5 = insertelement <8 x i16> %4, i16 %amt, i32 5
 | |
|   %6 = insertelement <8 x i16> %5, i16 %amt, i32 6
 | |
|   %7 = insertelement <8 x i16> %6, i16 %amt, i32 7
 | |
|   %shl = shl <8 x i16> %val, %7
 | |
|   store <8 x i16> %shl, <8 x i16>* %dst
 | |
|   ret void
 | |
| }
 | |
| 
 |