OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 6
Code Issues Packages Projects Releases Wiki Activity
llvm-project/llvm/lib/Target/RISCV/InstPrinter
History
Ana Pazos 0a5fcefa31 [RISCV] Fix disassembling of fence instruction with invalid field 
Summary:
Instruction with 0 in fence field being disassembled as fence , iorw.
Printing "unknown" to match GAS behavior.

This bug was uncovered by a LLVM MC Disassembler Protocol Buffer Fuzzer
for the RISC-V assembly language.

Reviewers: asb

Subscribers: rbar, johnrusso, simoncook, sabuasal, niosHD, kito-cheng, shiva0217, zzheng, edward-jones, mgrang, rogfer01, MartinMosbeck, brucehoult, the_o, rkruppe, jfb, PkmX, jocewei, asb

Differential Revision: https://reviews.llvm.org/D51828

llvm-svn: 344309
 		2018-10-11 22:49:13 +00:00
..
CMakeLists.txt
…
LLVMBuild.txt [RISCV] Support named operands for CSR instructions. 2018-10-04 21:50:54 +00:00
RISCVInstPrinter.cpp [RISCV] Fix disassembling of fence instruction with invalid field 2018-10-11 22:49:13 +00:00
RISCVInstPrinter.h [RISCV] Support named operands for CSR instructions. 2018-10-04 21:50:54 +00:00