64 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			LLVM
		
	
	
	
			
		
		
	
	
			64 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			LLVM
		
	
	
	
| ; RUN: llc -mtriple=arm64-apple-ios < %s | FileCheck %s
 | |
| 
 | |
| define i64 @sbfiz64(i64 %v) {
 | |
| ; CHECK-LABEL: sbfiz64:
 | |
| ; CHECK: sbfiz	x0, x0, #1, #16
 | |
|   %shl = shl i64 %v, 48
 | |
|   %shr = ashr i64 %shl, 47
 | |
|   ret i64 %shr
 | |
| }
 | |
| 
 | |
| define i32 @sbfiz32(i32 %v) {
 | |
| ; CHECK-LABEL: sbfiz32:
 | |
| ; CHECK: sbfiz	w0, w0, #1, #14
 | |
|   %shl = shl i32 %v, 18
 | |
|   %shr = ashr i32 %shl, 17
 | |
|   ret i32 %shr
 | |
| }
 | |
| 
 | |
| define i64 @ubfiz64(i64 %v) {
 | |
| ; CHECK-LABEL: ubfiz64:
 | |
| ; CHECK: ubfiz	x0, x0, #36, #11
 | |
|   %shl = shl i64 %v, 53
 | |
|   %shr = lshr i64 %shl, 17
 | |
|   ret i64 %shr
 | |
| }
 | |
| 
 | |
| define i32 @ubfiz32(i32 %v) {
 | |
| ; CHECK-LABEL: ubfiz32:
 | |
| ; CHECK: ubfiz	w0, w0, #6, #24
 | |
|   %shl = shl i32 %v, 8
 | |
|   %shr = lshr i32 %shl, 2
 | |
|   ret i32 %shr
 | |
| }
 | |
| 
 | |
| define i64 @ubfiz64and(i64 %v) {
 | |
| ; CHECK-LABEL: ubfiz64and:
 | |
| ; CHECK: ubfiz	x0, x0, #36, #11
 | |
|   %shl = shl i64 %v, 36
 | |
|   %and = and i64 %shl, 140668768878592
 | |
|   ret i64 %and
 | |
| }
 | |
| 
 | |
| define i32 @ubfiz32and(i32 %v) {
 | |
| ; CHECK-LABEL: ubfiz32and:
 | |
| ; CHECK: ubfiz	w0, w0, #6, #24
 | |
|   %shl = shl i32 %v, 6
 | |
|   %and = and i32 %shl, 1073741760
 | |
|   ret i32 %and
 | |
| }
 | |
| 
 | |
| ; Check that we don't generate a ubfiz if the lsl has more than one
 | |
| ; use, since we'd just be replacing an and with a ubfiz.
 | |
| define i32 @noubfiz32(i32 %v) {
 | |
| ; CHECK-LABEL: noubfiz32:
 | |
| ; CHECK: lsl	w[[REG1:[0-9]+]], w0, #6
 | |
| ; CHECK: and	w[[REG2:[0-9]+]], w[[REG1]], #0x3fffffc0
 | |
| ; CHECK: add	w0, w[[REG1]], w[[REG2]]
 | |
| ; CHECK: ret
 | |
|   %shl = shl i32 %v, 6
 | |
|   %and = and i32 %shl, 1073741760
 | |
|   %add = add i32 %shl, %and
 | |
|   ret i32 %add
 | |
| }
 |